derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e2f01afff3b80f945a43ba4a066c35c2c72443ca
gem5/src
History
eavivi e2f01afff3 cpu-minor: convert fetch2 to new style stats 
Change-Id: Idfe0f1f256c93209fe51140b9cab3b454153c597
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/33975
Reviewed-by: Jason Lowe-Power <power.jg@gmail.com>
Maintainer: Jason Lowe-Power <power.jg@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2020-09-09 00:45:55 +00:00
..
arch
arm: Remove "using namespace ArmISA" from arch/arm/isa_traits.hh.
2020-09-08 23:57:56 +00:00
base
base: Tag API methods in crc.hh
2020-09-08 16:32:38 +00:00
cpu
cpu-minor: convert fetch2 to new style stats
2020-09-09 00:45:55 +00:00
dev
arm: Remove "using namespace ArmISA" from arch/arm/isa_traits.hh.
2020-09-08 23:57:56 +00:00
doc
misc: Removed unneeded Doxygen pages
2020-04-25 01:08:38 +00:00
doxygen
base,misc: Add group definitions for newly tagged API in src/base
2020-09-08 22:29:43 +00:00
gpu-compute
misc: Use VPtr in hsa_driver.cc
2020-08-31 17:44:11 +00:00
kern
misc: Clean up usage of arch/isa_traits.hh.
2020-08-28 07:20:58 +00:00
learning_gem5
learning-gem5: convert simple cache to new style stats
2020-09-05 01:51:30 +00:00
mem
mem-ruby: Check number of vnets when creating links
2020-09-08 22:09:23 +00:00
proto
misc: Use the protobuf version to choose between ByteSize(Long).
2020-04-29 21:46:11 +00:00
python
base, sim: Make ByteOrder into a ScopedEnum accessible to Python
2020-09-08 16:24:00 +00:00
sim
base, sim: Make ByteOrder into a ScopedEnum accessible to Python
2020-09-08 16:24:00 +00:00
systemc
systemc: Send response to TLM side if a packet does not need response
2020-08-27 00:15:26 +00:00
unittest
base: Make the Value stat's functor method accept lambdas.
2020-09-01 21:57:34 +00:00
Doxyfile
misc: Reverting version numbers
2020-07-03 20:59:44 -07:00
SConscript
scons: Simplify arch enum generation
2020-09-07 08:42:07 +00:00