e1db67c4bd
This commit contains the rest of the base 2 vs base 10 cache/memory size clarifications. It also changes the warning message to use warn(). With these changes, the warning message should now no longer show up during a fresh compilation of gem5. Change-Id: Ia63f841bdf045b76473437f41548fab27dc19631
75 lines
3.0 KiB
Python
75 lines
3.0 KiB
Python
# Copyright (c) 2023 The Regents of the University of California
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
"""
|
|
This gem5 configuation script creates a simple board sharing the same
|
|
structure as the one in
|
|
tests/gem5/checkpoint-tests/sparc-hello-save-checkpoint.py.
|
|
This script restores the checkpoint generated by the above script, and
|
|
runs the rest of "sparc-hello" binary simulation.
|
|
This configuration serves as a test of restoring a checkpoint with SPARC ISA.
|
|
"""
|
|
|
|
from gem5.components.boards.simple_board import SimpleBoard
|
|
from gem5.components.cachehierarchies.classic.no_cache import NoCache
|
|
from gem5.components.memory import SingleChannelDDR3_1600
|
|
from gem5.components.processors.cpu_types import CPUTypes
|
|
from gem5.components.processors.simple_processor import SimpleProcessor
|
|
from gem5.isas import ISA
|
|
from gem5.resources.resource import (
|
|
CheckpointResource,
|
|
obtain_resource,
|
|
)
|
|
from gem5.simulate.simulator import Simulator
|
|
from gem5.utils.requires import requires
|
|
|
|
requires(isa_required=ISA.SPARC)
|
|
|
|
cache_hierarchy = NoCache()
|
|
|
|
memory = SingleChannelDDR3_1600(size="32MiB")
|
|
processor = SimpleProcessor(
|
|
cpu_type=CPUTypes.TIMING, isa=ISA.SPARC, num_cores=2
|
|
)
|
|
board = SimpleBoard(
|
|
clk_freq="3GHz",
|
|
processor=processor,
|
|
memory=memory,
|
|
cache_hierarchy=cache_hierarchy,
|
|
)
|
|
board.set_se_binary_workload(
|
|
obtain_resource("sparc-hello"),
|
|
checkpoint=CheckpointResource(local_path="./sparc-hello-test-checkpoint"),
|
|
)
|
|
|
|
sim = Simulator(board=board, full_system=False)
|
|
sim.run()
|
|
print(
|
|
"Exiting @ tick {} because {}.".format(
|
|
sim.get_current_tick(), sim.get_last_exit_event_cause()
|
|
)
|
|
)
|