Files
gem5/dev
Ron Dreslinski db940dd0b0 Add support for IPI's and extend RTC to interrupt all Processors
dev/tsunami_cchip.cc:
    Add support for IPI, making changes to read/write to MISC register
    Particularly the IPREQ, IPINTR, and ITINTR subfields
dev/tsunami_cchip.hh:
    Make an array to keep track of the number of outstanding IPI's,
    Extend RTC to interrupt all processors, not just cpu0
dev/tsunami_io.cc:
    Extend RTC to interrupt all present proccessors, not just cpu0

--HG--
extra : convert_revision : 0715cbf0abb06002c0fb0b05ef369304cdf75001
2004-02-20 14:28:59 -05:00
..
2004-02-09 10:49:48 -05:00
2004-01-30 16:01:26 -05:00
2004-02-15 18:24:14 -05:00
2003-10-07 10:41:54 -04:00
2004-02-09 14:52:41 -05:00
2004-02-11 15:36:36 -05:00
2004-02-11 15:36:36 -05:00
2004-02-09 14:47:39 -05:00