d11c40dcac
This ensures `isort` is applied to all files in the repo. Change-Id: Ib7ced1c924ef1639542bf0d1a01c5737f6ba43e9
64 lines
2.5 KiB
Python
64 lines
2.5 KiB
Python
# Copyright (c) 2022 The Regents of the University of California
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
"""
|
|
This gem5 configuation script runs a "hello world" binary on the
|
|
RISCVMatched prebuilt board found in src/python/gem5/prebuilt/riscvmatched/
|
|
|
|
Usage
|
|
-----
|
|
|
|
```
|
|
scons build/RISCV/gem5.opt
|
|
./build/RISCV/gem5.opt \
|
|
configs/example/gem5_library/riscvmatched-hello.py
|
|
```
|
|
"""
|
|
|
|
from gem5.isas import ISA
|
|
from gem5.prebuilt.riscvmatched.riscvmatched_board import RISCVMatchedBoard
|
|
from gem5.resources.resource import obtain_resource
|
|
from gem5.simulate.simulator import Simulator
|
|
from gem5.utils.requires import requires
|
|
|
|
requires(isa_required=ISA.RISCV)
|
|
|
|
# instantiate the riscv matched board with default parameters
|
|
board = RISCVMatchedBoard()
|
|
|
|
# set the hello world riscv binary as the board workload
|
|
board.set_se_binary_workload(obtain_resource("riscv-hello"))
|
|
|
|
# run the simulation with the RISCV Matched board
|
|
simulator = Simulator(board=board, full_system=False)
|
|
simulator.run()
|
|
|
|
print(
|
|
"Exiting @ tick {} because {}.".format(
|
|
simulator.get_current_tick(),
|
|
simulator.get_last_exit_event_cause(),
|
|
)
|
|
)
|