The routing algorithm is encapsulated in a separate SimObject to allow user to implement different routing strategies. The default implementation (WeightBased) maintains the original behavior. JIRA: https://gem5.atlassian.net/browse/GEM5-920 Change-Id: I5c8927f358b8b04b2da55e59679c2f629c7cd2f9 Signed-off-by: Tiago Mück <tiago.muck@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/41858 Reviewed-by: Meatboy 106 <garbage2collector@gmail.com> Maintainer: Jason Lowe-Power <power.jg@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com>
134 lines
4.6 KiB
C++
134 lines
4.6 KiB
C++
/*
|
|
* Copyright (c) 2021 ARM Limited
|
|
* All rights reserved.
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 1999-2008 Mark D. Hill and David A. Wood
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __MEM_RUBY_NETWORK_SIMPLE_SIMPLENETWORK_HH__
|
|
#define __MEM_RUBY_NETWORK_SIMPLE_SIMPLENETWORK_HH__
|
|
|
|
#include <iostream>
|
|
#include <vector>
|
|
|
|
#include "mem/ruby/network/Network.hh"
|
|
#include "params/SimpleNetwork.hh"
|
|
|
|
namespace gem5
|
|
{
|
|
|
|
namespace ruby
|
|
{
|
|
|
|
class NetDest;
|
|
class MessageBuffer;
|
|
class Throttle;
|
|
class Switch;
|
|
|
|
class SimpleNetwork : public Network
|
|
{
|
|
public:
|
|
PARAMS(SimpleNetwork);
|
|
|
|
SimpleNetwork(const Params &p);
|
|
~SimpleNetwork() = default;
|
|
|
|
void init();
|
|
|
|
int getBufferSize() { return m_buffer_size; }
|
|
int getEndpointBandwidth() { return m_endpoint_bandwidth; }
|
|
|
|
void collateStats();
|
|
void regStats();
|
|
|
|
bool isVNetOrdered(int vnet) const { return m_ordered[vnet]; }
|
|
|
|
// Methods used by Topology to setup the network
|
|
void makeExtOutLink(SwitchID src, NodeID dest, BasicLink* link,
|
|
std::vector<NetDest>& routing_table_entry);
|
|
void makeExtInLink(NodeID src, SwitchID dest, BasicLink* link,
|
|
std::vector<NetDest>& routing_table_entry);
|
|
void makeInternalLink(SwitchID src, SwitchID dest, BasicLink* link,
|
|
std::vector<NetDest>& routing_table_entry,
|
|
PortDirection src_outport,
|
|
PortDirection dst_inport);
|
|
|
|
void print(std::ostream& out) const;
|
|
|
|
bool functionalRead(Packet *pkt);
|
|
bool functionalRead(Packet *pkt, WriteMask &mask);
|
|
uint32_t functionalWrite(Packet *pkt);
|
|
|
|
private:
|
|
void addLink(SwitchID src, SwitchID dest, int link_latency);
|
|
void makeLink(SwitchID src, SwitchID dest,
|
|
const NetDest& routing_table_entry, int link_latency);
|
|
void makeTopology();
|
|
|
|
// Private copy constructor and assignment operator
|
|
SimpleNetwork(const SimpleNetwork& obj);
|
|
SimpleNetwork& operator=(const SimpleNetwork& obj);
|
|
|
|
std::vector<Switch*> m_switches;
|
|
std::vector<MessageBuffer*> m_int_link_buffers;
|
|
int m_num_connected_buffers;
|
|
const int m_buffer_size;
|
|
const int m_endpoint_bandwidth;
|
|
|
|
|
|
struct NetworkStats : public statistics::Group
|
|
{
|
|
NetworkStats(statistics::Group *parent);
|
|
|
|
//Statistical variables
|
|
statistics::Formula* m_msg_counts[MessageSizeType_NUM];
|
|
statistics::Formula* m_msg_bytes[MessageSizeType_NUM];
|
|
} networkStats;
|
|
};
|
|
|
|
inline std::ostream&
|
|
operator<<(std::ostream& out, const SimpleNetwork& obj)
|
|
{
|
|
obj.print(out);
|
|
out << std::flush;
|
|
return out;
|
|
}
|
|
|
|
} // namespace ruby
|
|
} // namespace gem5
|
|
|
|
#endif // __MEM_RUBY_NETWORK_SIMPLE_SIMPLENETWORK_HH__
|