derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b71029f02b651e8fc3f660c7d5b45b6e67e555c0
gem5/src/cpu/minor
History
Gabe Black b71029f02b cpu-minor: Use the RegClassInfo::regName method instead of THE_ISA. 
Jira Issue: https://gem5.atlassian.net/browse/GEM5-1060

Change-Id: I43b31897ed3a9e77c6d2908ac4a04f705a0f74f2
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/48708
Reviewed-by: Hoa Nguyen <hoanguyen@ucdavis.edu>
Maintainer: Gabe Black <gabe.black@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
2021-08-04 21:04:22 +00:00
..
activity.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
activity.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
buffers.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
cpu.cc
cpu,fastmodel: Eliminate the now unnecessary initMemProxies method.
2021-07-23 08:59:54 +00:00
cpu.hh
cpu-minor: Substitute calls to functions removed in c++-17
2021-07-10 21:07:23 +00:00
decode.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
decode.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
dyn_inst.cc
cpu-minor: Use the RegClassInfo::regName method instead of THE_ISA.
2021-08-04 21:04:22 +00:00
dyn_inst.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
exec_context.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
execute.cc
cpu: Remove unnecessary includes of arch/locked_mem.hh.
2021-07-23 10:41:21 +00:00
execute.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
fetch1.cc
misc: Rename Debug namespace as debug
2021-07-07 23:18:59 +00:00
fetch1.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
fetch2.cc
cpu: Use the newly promoted uReset in the minor CPU.
2021-08-04 05:23:43 +00:00
fetch2.hh
cpu: Add a branch_prediction namespace
2021-07-07 23:18:59 +00:00
func_unit.cc
misc: Rename Debug namespace as debug
2021-07-07 23:18:59 +00:00
func_unit.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
lsq.cc
misc: Replace the GEM5_VAR_USED macro with [[maybe_unused]].
2021-07-29 10:17:51 +00:00
lsq.hh
misc: Move Mode and Translation from BaseTLB to BaseMMU
2021-07-07 08:44:13 +00:00
MinorCPU.py
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pipe_data.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pipe_data.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
pipeline.cc
misc: Rename Debug namespace as debug
2021-07-07 23:18:59 +00:00
pipeline.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
SConscript
cpu: Delete authors lists from the cpu directory.
2020-02-17 21:51:23 +00:00
SConsopts
scons: Simplify the CpuModel class into a function.
2021-08-03 21:06:39 +00:00
scoreboard.cc
misc: Rename Debug namespace as debug
2021-07-07 23:18:59 +00:00
scoreboard.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
stats.cc
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
stats.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00
trace.hh
misc: Adopt the gem5 namespace
2021-07-01 19:08:24 +00:00