700bf943f3
This patch extends the IntrControl to provided additional member functions for (1) clearing all pending interrupts in a PE and (2) checking for any pending interrupt in a PE. These are intended to be used from interrupt management related peripherals. Change-Id: I06b553872ed469e7449b872a0716865773ace154 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/26809 Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
72 lines
2.3 KiB
C++
72 lines
2.3 KiB
C++
/*
|
|
* Copyright (c) 2001-2005 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __INTR_CONTROL_HH__
|
|
#define __INTR_CONTROL_HH__
|
|
|
|
#include <vector>
|
|
|
|
#include "base/logging.hh"
|
|
#include "params/IntrControl.hh"
|
|
#include "sim/sim_object.hh"
|
|
#include "sim/system.hh"
|
|
|
|
class IntrControl : public SimObject
|
|
{
|
|
public:
|
|
System *sys;
|
|
typedef IntrControlParams Params;
|
|
IntrControl(const Params *p);
|
|
|
|
void clear(int cpu_id, int int_num, int index);
|
|
void post(int cpu_id, int int_num, int index);
|
|
void clearAll(int cpu_id);
|
|
bool havePosted(int cpu_id) const;
|
|
|
|
void
|
|
clear(int int_num, int index = 0)
|
|
{
|
|
clear(0, int_num, index);
|
|
}
|
|
|
|
void
|
|
post(int int_num, int index = 0)
|
|
{
|
|
post(0, int_num, index);
|
|
}
|
|
};
|
|
|
|
#endif // __INTR_CONTROL_HH__
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|