Logo
Explore Help
Sign In
derek/gem5
1
0
Fork 0
You've already forked gem5
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a679cd917ac4775979e23594de52f1bca407c08c
gem5/src/cpu/simple
History
Ali Saidi b78be240cf ARM: Detect and skip udelay() functions in linux kernel.
This change speeds up booting, especially in MP cases, by not executing
udelay() on the core but instead skipping ahead tha amount of time that is being
delayed.
2011-03-17 19:20:20 -05:00
..
atomic.cc
ARM: Detect and skip udelay() functions in linux kernel.
2011-03-17 19:20:20 -05:00
atomic.hh
CPU: Add readBytes and writeBytes functions to the exec contexts.
2010-08-13 06:16:02 -07:00
AtomicSimpleCPU.py
Config: Keep track of uncached and cached ports separately.
2011-02-03 20:23:00 -08:00
base.cc
mcpat: Adds McPAT performance counters
2011-02-06 22:14:17 -08:00
base.hh
mcpat: Adds McPAT performance counters
2011-02-06 22:14:17 -08:00
BaseSimpleCPU.py
params: Convert the CPU objects to use the auto generated param structs.
2008-08-11 12:22:16 -07:00
SConscript
params: Convert the CPU objects to use the auto generated param structs.
2008-08-11 12:22:16 -07:00
SConsopts
cpu_models: get rid of cpu_models.py and move the stuff into SCons
2010-02-26 18:14:48 -08:00
timing.cc
ARM: Detect and skip udelay() functions in linux kernel.
2011-03-17 19:20:20 -05:00
timing.hh
SimpleCPU: Fix a case where a DTLB fault redirects fetch and an I-side walk occurs.
2011-02-11 18:29:35 -06:00
TimingSimpleCPU.py
Config: Keep track of uncached and cached ports separately.
2011-02-03 20:23:00 -08:00
Powered by Gitea Version: 1.25.4 Page: 273ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API