a6721c7a73
These classes are all basically empty now that Alpha has been deleted, except in cases where the arch versions had copied versions of the Alpha code. This change pulls all the generic logic out of the arch versions, making the arch versions much simpler and making it clearer what the core functionality of the class is, and what parts are architecture specific details. In the future, the way the StackTrace class is instantiated should be delegated to the Workload class so that ISA agnostic code doesn't need to know about a particular ISA's StackTrace class, and so that StackTrace logic can, at least theoretically, be specialized for a particular workload. The way a stack trace is collected could vary from OS to OS, for example. Change-Id: Id8108f94e9fe8baf9b4056f2b6404571e9fa52f1 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/30961 Reviewed-by: Gabe Black <gabeblack@google.com> Maintainer: Gabe Black <gabeblack@google.com> Tested-by: kokoro <noreply+kokoro@google.com>
53 lines
2.1 KiB
Python
53 lines
2.1 KiB
Python
# -*- mode:python -*-
|
|
|
|
# Copyright (c) 2004-2006 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
Import('*')
|
|
|
|
if env['TARGET_ISA'] == 'mips':
|
|
Source('decoder.cc')
|
|
Source('dsp.cc')
|
|
Source('faults.cc')
|
|
Source('idle_event.cc')
|
|
Source('interrupts.cc')
|
|
Source('isa.cc')
|
|
Source('linux/linux.cc')
|
|
Source('linux/process.cc')
|
|
Source('pagetable.cc')
|
|
Source('process.cc')
|
|
Source('remote_gdb.cc')
|
|
Source('tlb.cc')
|
|
Source('utility.cc')
|
|
|
|
SimObject('MipsInterrupts.py')
|
|
SimObject('MipsISA.py')
|
|
SimObject('MipsTLB.py')
|
|
|
|
DebugFlag('MipsPRA')
|
|
|
|
ISADesc('isa/main.isa')
|