8df2ebf43e
How to reset a model correctly is very different between models. Take cpu models for instance, they have different reset pins for different parts(typically one for each core, one for shared component, one for debug interface). To make users more easily to reset the model, here we want to introduce a special reset port. By implementing the port, users can simply request a whole reset to the model. If users want to do partial resets, users still can access the raw pins to achieve what they want. Change-Id: I746121d16441e021dc3392aeae1a6d9fa33d637a Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/58810 Reviewed-by: Gabe Black <gabe.black@gmail.com> Maintainer: Gabe Black <gabe.black@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com>
64 lines
2.3 KiB
Python
64 lines
2.3 KiB
Python
# -*- mode:python -*-
|
|
|
|
# Copyright (c) 2006 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
Import('*')
|
|
|
|
SimObject('Device.py', sim_objects=[
|
|
'PioDevice', 'BasicPioDevice', 'DmaDevice', 'DmaVirtDevice', 'IsaFake'])
|
|
Source('io_device.cc')
|
|
Source('isa_fake.cc')
|
|
Source('dma_device.cc')
|
|
Source('dma_virt_device.cc')
|
|
|
|
SimObject('IntPin.py', sim_objects=[])
|
|
Source('intpin.cc')
|
|
|
|
SimObject('ResetPort.py', sim_objects=[])
|
|
Source('reset_port.cc')
|
|
|
|
DebugFlag('IsaFake')
|
|
DebugFlag('DMA')
|
|
|
|
SimObject('Platform.py', sim_objects=['Platform'])
|
|
Source('platform.cc')
|
|
|
|
if env['CONF']['TARGET_ISA'] == 'null':
|
|
Return()
|
|
|
|
SimObject('BadDevice.py', sim_objects=['BadDevice'])
|
|
|
|
Source('baddev.cc')
|
|
Source('intel_8254_timer.cc')
|
|
Source('mc146818.cc')
|
|
Source('pixelpump.cc')
|
|
|
|
DebugFlag('Intel8254Timer')
|
|
DebugFlag('MC146818')
|
|
|
|
GTest('reg_bank.test', 'reg_bank.test.cc')
|