Logo
Explore Help
Sign In
derek/gem5
1
0
Fork 0
You've already forked gem5
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a35898c18d1a86707252a9502966b9c384b454f3
gem5/src
History
Korey Sewell a35898c18d Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
into  zizzer.eecs.umich.edu:/.automount/zooks/y/ksewell/research/m5-sim/newmem-o3

--HG--
extra : convert_revision : 2f08ea52ef54118d42aa590c0d86aa0cc7988713
2006-07-06 12:19:29 -04:00
..
arch
more steps toward O3 SMT
2006-07-06 11:25:44 -04:00
base
Fix up some merge problems.
2006-07-05 16:54:24 -04:00
cpu
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
2006-07-06 12:19:29 -04:00
dev
minor device fixups
2006-06-18 11:10:08 -04:00
kern
Merge zizzer.eecs.umich.edu:/bk/newmem
2006-06-17 18:28:21 -04:00
mem
Fix some unset values in the request in the timing CPU.
2006-07-05 15:13:27 -04:00
python
Rename quiesce to drain to avoid confusion with the pseudo instruction.
2006-07-05 17:59:33 -04:00
sim
For now using the checkpoint or switchcpu pseudo instructions will return control to Python, returning the cause to be the instruction name. The user's script must then interpret the reason for exiting the simulation loop and handle the action accordingly. This may change in the future.
2006-07-05 23:38:11 -04:00
unittest
Merge iceaxe.:/Volumes/work/research/m5/head
2006-06-11 22:01:34 -04:00
Doxyfile
New directory structure:
2006-05-22 14:29:33 -04:00
SConscript
Remove sampler and serializer. Now they are handled through C++ interacting with Python.
2006-07-05 21:14:36 -04:00
Powered by Gitea Version: 1.25.4 Page: 38ms Template: 14ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API