derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
9058175af9d6857392518896fe0929283dc04d58
gem5/src/cpu
History
Korey Sewell 95561dc138 MIPS ISA runs 'hello world' in O3CPU ... 
src/arch/mips/isa/base.isa:
    special case syscall disasembly... maybe give own instruction class?
src/arch/mips/isa/decoder.isa:
    add 'IsSerializeAfter' flag for syscall
src/cpu/o3/commit.hh:
    Add skidBuffer to commit
src/cpu/o3/commit_impl.hh:
    Use skidbuffer in MIPS ISA
src/cpu/o3/fetch_impl.hh:
    Print name out when there is a fault
src/cpu/o3/mips/cpu_impl.hh:
    change comment

--HG--
extra : convert_revision : d032549e07102bdd50aa09f044fce8de6f0239b5
2006-07-26 18:47:06 -04:00
..
checker
Minor changes to reflect state used for regression stats.
2006-07-19 16:09:34 -04:00
memtest
Reorganization/renaming of CPUExecContext. Now it is called SimpleThread in order to clear up the confusion due to the many ExecContexts. It also derives from a common ThreadState object, which holds various state common to threads across CPU models.
2006-06-07 15:29:53 -04:00
o3
MIPS ISA runs 'hello world' in O3CPU ...
2006-07-26 18:47:06 -04:00
ozone
Minor fixes.
2006-07-10 16:31:42 -04:00
simple
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
2006-07-23 13:41:53 -04:00
trace
Move main control from C++ into Python.
2006-06-09 23:01:31 -04:00
activity.cc
Update copyright.
2006-06-07 16:02:55 -04:00
activity.hh
Update copyright.
2006-06-07 16:02:55 -04:00
base_dyn_inst_impl.hh
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds, runs, and gets very very close to completing the hello world
2006-07-23 13:39:42 -04:00
base_dyn_inst.hh
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds, runs, and gets very very close to completing the hello world
2006-07-23 13:39:42 -04:00
base.cc
Fix cpu in full system to match SE.
2006-07-10 12:03:13 -04:00
base.hh
Update cpus to use the getPort function to use a connector object to connect the I/D cache ports to memory
2006-07-07 15:15:11 -04:00
cpu_models.py
Use O3DynInst in cpu_models.py and in static_inst_exec_sigs.hh instead of a specific ISA dyn. inst.
2006-07-06 12:18:55 -04:00
cpuevent.cc
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
cpuevent.hh
Miscellaneous minor fixes.
2006-06-16 17:15:18 -04:00
exec_context.hh
Add in exec_context.hh, which is a file for documentation purposes only. It describes the ExecContext interface that the ISA uses to access CPU state. Also #ifdef Erik's old copy code from the decoder so ExecContext doesn't need his two specific copy functions.
2006-06-16 17:19:36 -04:00
exetrace.cc
Merge ktlim@zizzer:/bk/newmem
2006-06-02 18:19:50 -04:00
exetrace.hh
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
func_unit.cc
Reorganization to move FuncUnit, FUDesc, and OpDesc out of the encumbered directory and into the normal cpu directory.
2006-06-16 17:52:15 -04:00
func_unit.hh
Reorganization to move FuncUnit, FUDesc, and OpDesc out of the encumbered directory and into the normal cpu directory.
2006-06-16 17:52:15 -04:00
inst_seq.hh
Merge ktlim@zizzer:/bk/newmem
2006-06-02 18:19:50 -04:00
intr_control.cc
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
intr_control.hh
Updated Authors from bk prs info
2006-05-31 19:26:56 -04:00
op_class.cc
Updated Authors from bk prs info
2006-05-31 19:26:56 -04:00
op_class.hh
Merge ktlim@zizzer:/bk/newmem
2006-06-02 18:19:50 -04:00
pc_event.cc
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
pc_event.hh
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
profile.cc
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
profile.hh
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
quiesce_event.cc
Update copyright.
2006-06-07 16:02:55 -04:00
quiesce_event.hh
Update copyright.
2006-06-07 16:02:55 -04:00
SConscript
Minor functionality updates.
2006-07-21 15:46:12 -04:00
simple_thread.cc
Updates for serialization. As long as the tickEvent doesn't need to be serialized (I don't believe it does because we drain all CPUs prior to checkpointing), it should be feasible to start up from other CPU's checkpoints.
2006-07-12 17:11:57 -04:00
simple_thread.hh
Support serializing and unserializing in the O3 CPU. Also a few small fixes for draining/switching CPUs.
2006-07-06 23:13:38 -04:00
smt.hh
Updated Authors from bk prs info
2006-05-31 19:26:56 -04:00
static_inst.cc
Change ExecContext to ThreadContext. This is being renamed to differentiate between the interface used objects outside of the CPU, and the interface used by the ISA. ThreadContext is used by objects outside of the CPU and is specifically defined in thread_context.hh. ExecContext is more implicit, and is defined by files such as base_dyn_inst.hh or cpu/simple/base.hh.
2006-06-06 17:32:21 -04:00
static_inst.hh
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds, runs, and gets very very close to completing the hello world
2006-07-23 13:39:42 -04:00
thread_context.hh
Fix so that O3CPU doesnt segfault on exit.
2006-07-07 04:06:26 -04:00
thread_state.cc
Various serialization changes to make it possible for the O3CPU to checkpoint.
2006-07-06 17:53:26 -04:00
thread_state.hh
Various serialization changes to make it possible for the O3CPU to checkpoint.
2006-07-06 17:53:26 -04:00