Change-Id: I899bd4d04ad1cbf5ab32d57df88e2a146d2e2e4e Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/25455 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Maintainer: Gabe Black <gabeblack@google.com> Tested-by: kokoro <noreply+kokoro@google.com>
89 lines
3.0 KiB
Makefile
89 lines
3.0 KiB
Makefile
# Copyright (c) 2015-2016, 2019-2020 ARM Limited
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
CPP?=cpp
|
|
DTC?=dtc
|
|
|
|
DTC_CPP_FLAGS=-nostdinc -undef
|
|
|
|
# $(1) is the prefix of DTB files
|
|
NUM_CPUS := 1 2 4 8 16
|
|
CREATE_TARGET=$(foreach n, $(NUM_CPUS), $(1)_$(n)cpu.dtb)
|
|
|
|
TARGET_PREFIX=\
|
|
armv7_gem5_v1 \
|
|
armv8_gem5_v1 \
|
|
armv8_gem5_v2
|
|
|
|
TARGETS=\
|
|
$(foreach prefix, $(TARGET_PREFIX), $(call CREATE_TARGET, $(prefix))) \
|
|
armv8_gem5_v1_big_little_2_2.dtb \
|
|
armv8_gem5_v1_big_little_2_4.dtb \
|
|
armv8_gem5_v2_big_little_2_2.dtb \
|
|
armv8_gem5_v2_big_little_2_4.dtb
|
|
|
|
VEXPRESS_GEM5_V1_DTSIS=\
|
|
platforms/vexpress_gem5_v1.dtsi \
|
|
platforms/vexpress_gem5_v1_base.dtsi
|
|
|
|
VEXPRESS_GEM5_V2_DTSIS=\
|
|
platforms/vexpress_gem5_v2.dtsi \
|
|
platforms/vexpress_gem5_v2_base.dtsi
|
|
|
|
GEN_DTS=mkdir -p .gen; \
|
|
$(CPP) -x assembler-with-cpp \
|
|
$(DTC_CPP_FLAGS) \
|
|
-DCONF_PLATFORM=\"../platforms/$(1)\" \
|
|
-DCONF_CPUS=$(2) \
|
|
-o $@ $<
|
|
|
|
all: $(TARGETS)
|
|
|
|
.gen/armv7_gem5_v1_%cpu.dts: armv7.dts $(VEXPRESS_GEM5_V1_DTSIS)
|
|
$(call GEN_DTS,vexpress_gem5_v1.dtsi,$*)
|
|
|
|
.gen/armv8_gem5_v1_%cpu.dts: armv8.dts $(VEXPRESS_GEM5_V1_DTSIS)
|
|
$(call GEN_DTS,vexpress_gem5_v1.dtsi,$*)
|
|
|
|
.gen/armv8_gem5_v2_%cpu.dts: armv8.dts $(VEXPRESS_GEM5_V2_DTSIS)
|
|
$(call GEN_DTS,vexpress_gem5_v2.dtsi,$*)
|
|
|
|
.gen/armv8_gem5_v1_big_little%.dts: armv8_big_little.dts \
|
|
$(VEXPRESS_GEM5_V1_DTSIS)
|
|
$(call GEN_DTS,vexpress_gem5_v1.dtsi,$*)
|
|
|
|
.gen/armv8_gem5_v2_big_little%.dts: armv8_big_little.dts \
|
|
$(VEXPRESS_GEM5_V2_DTSIS)
|
|
$(call GEN_DTS,vexpress_gem5_v2.dtsi,$*)
|
|
|
|
%.dtb: .gen/%.dts
|
|
$(DTC) -I dts -O dtb -o $@ $<
|
|
|
|
|
|
clean:
|
|
$(RM) -r .gen
|
|
$(RM) *.dtb
|