derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7b269f2c95f546e69b5f5bea0edc741f2a0d9cfe
gem5/src/mem
History
Wendy Elsasser 7b269f2c95 mem: Add callback to compute stats prior to dump event 
The per rank statistics are periodically updated based on
state transition and refresh events.

Add a method to update these when a dump event occurs to
ensure they reflect accurate values.
Specifically, need to ensure that the low-power state
durations, power, and energy are logged correctly.

Change-Id: Ib642a6668340de8f494a608bb34982e58ba7f1eb
Reviewed-by: Radhika Jagtap <radhika.jagtap@arm.com>
2016-10-13 19:22:11 +01:00
..
cache
mem: Print an MSHR without triggering any assertions
2016-08-15 12:00:36 +01:00
probes
stats: Fixing regStats function for some SimObjects
2016-06-06 17:16:43 +01:00
protocol
ruby: rename ALPHA_Network_test protocol to Garnet_standalone.
2016-10-06 14:35:14 -04:00
ruby
ruby: Add M5_VAR_USED before variables used only inside assert in garnet2.0.
2016-10-06 21:06:00 -04:00
slicc
style: eliminate explicit boolean comparisons
2016-02-06 17:21:20 -08:00
abstract_mem.cc
mem: minor dprintf fix to abstract mem
2016-09-29 01:06:33 -04:00
abstract_mem.hh
cpu, mem, sim: Change how KVM maps memory
2016-08-22 11:41:05 -04:00
AbstractMemory.py
cpu, mem, sim: Change how KVM maps memory
2016-08-22 11:41:05 -04:00
addr_mapper.cc
mem: Make cache terminology easier to understand
2015-12-31 09:32:58 -05:00
addr_mapper.hh
mem: Split port retry for all different packet classes
2015-03-02 04:00:35 -05:00
AddrMapper.py
…
bridge.cc
mem: Move the point of coherency to the coherent crossbar
2016-02-10 04:08:25 -05:00
bridge.hh
mem: Align rules for sinking inhibited packets at the slave
2015-11-06 03:26:35 -05:00
Bridge.py
…
coherent_xbar.cc
mem: Add support for secure packets in the snoop filter
2016-08-12 14:11:45 +01:00
coherent_xbar.hh
mem: Add snoop traffic statistic
2016-07-21 17:19:14 +01:00
comm_monitor.cc
sim: Call regStats of base-class as well
2016-06-06 17:16:43 +01:00
comm_monitor.hh
mem: Pass snoop retries through the CommMonitor
2015-10-14 13:32:28 -04:00
CommMonitor.py
mem: Move trace functionality from the CommMonitor to a probe
2015-08-04 10:29:13 +01:00
dram_ctrl.cc
mem: Add callback to compute stats prior to dump event
2016-10-13 19:22:11 +01:00
dram_ctrl.hh
mem: Add callback to compute stats prior to dump event
2016-10-13 19:22:11 +01:00
DRAMCtrl.py
mem: update DDR3 die revision
2016-10-13 19:22:10 +01:00
drampower.cc
mem: Fix search-replace issues in DRAMPower wrapper license
2015-11-25 13:52:56 -05:00
drampower.hh
mem: Fix search-replace issues in DRAMPower wrapper license
2015-11-25 13:52:56 -05:00
dramsim2_wrapper.cc
…
dramsim2_wrapper.hh
…
dramsim2.cc
mem: Make cache terminology easier to understand
2015-12-31 09:32:58 -05:00
dramsim2.hh
mem: Unify delayed packet deletion
2015-11-06 03:26:21 -05:00
DRAMSim2.py
…
external_master.cc
mem: Add ExternalMaster and ExternalSlave ports
2014-10-16 05:49:56 -04:00
external_master.hh
mem: Add ExternalMaster and ExternalSlave ports
2014-10-16 05:49:56 -04:00
external_slave.cc
mem: Split port retry for all different packet classes
2015-03-02 04:00:35 -05:00
external_slave.hh
mem: Add ExternalMaster and ExternalSlave ports
2014-10-16 05:49:56 -04:00
ExternalMaster.py
mem: Add ExternalMaster and ExternalSlave ports
2014-10-16 05:49:56 -04:00
ExternalSlave.py
mem: Add ExternalMaster and ExternalSlave ports
2014-10-16 05:49:56 -04:00
fs_translating_port_proxy.cc
mem: Use const pointers for port proxy write functions
2014-12-02 06:07:38 -05:00
fs_translating_port_proxy.hh
mem: Use const pointers for port proxy write functions
2014-12-02 06:07:38 -05:00
hmc_controller.cc
mem: Make cache terminology easier to understand
2015-12-31 09:32:58 -05:00
hmc_controller.hh
mem: hmc: adds controller
2015-11-03 12:17:56 -06:00
HMCController.py
mem: hmc: adds controller
2015-11-03 12:17:56 -06:00
mem_checker_monitor.cc
mem: Fix MemChecker unique_ptr type mismatch
2016-05-26 11:56:24 +01:00
mem_checker_monitor.hh
mem: Split port retry for all different packet classes
2015-03-02 04:00:35 -05:00
mem_checker.cc
mem: Fix initial value problem with MemChecker
2015-02-16 03:34:47 -05:00
mem_checker.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
mem_object.cc
…
mem_object.hh
…
MemChecker.py
mem: Add MemChecker and MemCheckerMonitor
2014-12-23 09:31:17 -05:00
MemObject.py
…
mport.cc
…
mport.hh
style: remove trailing whitespace
2016-02-06 17:21:18 -08:00
multi_level_page_table_impl.hh
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
multi_level_page_table.cc
…
multi_level_page_table.hh
x86: Add missing explicit overrides for X86 devices
2015-10-23 09:51:12 -04:00
noncoherent_xbar.cc
mem: Make cache terminology easier to understand
2015-12-31 09:32:58 -05:00
noncoherent_xbar.hh
sim: Decouple draining from the SimObject hierarchy
2015-07-07 09:51:05 +01:00
packet_access.hh
mem: fix bug in packet access endianness changes
2016-01-11 16:20:38 -05:00
packet_queue.cc
mem: Order packet queue only on matching addresses
2015-11-06 03:26:38 -05:00
packet_queue.hh
mem: Order packet queue only on matching addresses
2015-11-06 03:26:38 -05:00
packet.cc
mem: Add a FromCache packet attribute
2016-08-12 14:11:45 +01:00
packet.hh
mem: Add a FromCache packet attribute
2016-08-12 14:11:45 +01:00
page_table.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
page_table.hh
scons: Enable -Wextra by default
2016-01-11 05:52:20 -05:00
physical.cc
cpu, mem, sim: Change how KVM maps memory
2016-08-22 11:41:05 -04:00
physical.hh
cpu, mem, sim: Change how KVM maps memory
2016-08-22 11:41:05 -04:00
port_proxy.cc
mem: Clean up Request initialisation
2015-01-22 05:00:53 -05:00
port_proxy.hh
mem: Use const pointers for port proxy write functions
2014-12-02 06:07:38 -05:00
port.cc
style: fix missing spaces in control statements
2016-02-06 17:21:19 -08:00
port.hh
mem: Split port retry for all different packet classes
2015-03-02 04:00:35 -05:00
qport.hh
mem: Enforce insertion order on the cache response path
2015-11-06 03:26:37 -05:00
request.hh
mem: Remove threadId from memory request class
2016-04-07 09:30:20 -05:00
SConscript
mem: hmc: serial link model
2015-11-03 12:17:57 -06:00
se_translating_port_proxy.cc
mem: Use const pointers for port proxy write functions
2014-12-02 06:07:38 -05:00
se_translating_port_proxy.hh
mem: Use const pointers for port proxy write functions
2014-12-02 06:07:38 -05:00
serial_link.cc
mem: different HMC configuration
2016-07-01 09:45:21 -05:00
serial_link.hh
mem: different HMC configuration
2016-07-01 09:45:21 -05:00
SerialLink.py
mem: different HMC configuration
2016-07-01 09:45:21 -05:00
simple_mem.cc
mem: Move the point of coherency to the coherent crossbar
2016-02-10 04:08:25 -05:00
simple_mem.hh
mem: Use the packet delays and do not just zero them out
2015-11-06 03:26:36 -05:00
SimpleMemory.py
…
snoop_filter.cc
mem: Add support for secure packets in the snoop filter
2016-08-12 14:11:45 +01:00
snoop_filter.hh
mem: Add support for secure packets in the snoop filter
2016-08-12 14:11:45 +01:00
stack_dist_calc.cc
style: fix missing spaces in control statements
2016-02-06 17:21:19 -08:00
stack_dist_calc.hh
mem: Redesign the stack distance calculator as a probe
2015-08-04 10:29:13 +01:00
tport.cc
mem: Make cache terminology easier to understand
2015-12-31 09:32:58 -05:00
tport.hh
mem: Unify delayed packet deletion
2015-11-06 03:26:21 -05:00
xbar.cc
sim: Call regStats of base-class as well
2016-06-06 17:16:43 +01:00
xbar.hh
mem: hmc: minor fixes
2015-11-03 12:17:58 -06:00
XBar.py
mem: Add snoop filter to SystemXBar by default
2016-08-12 14:11:45 +01:00