b93c912013
This patch takes the final step in removing the is_top_level parameter from the cache. With the recent changes to read requests and write invalidations, the parameter is no longer needed, and consequently removed. This also means that asymmetric cache hierarchies are now fully supported (and we are actually using them already with L1 caches, but no table-walker caches, connected to a shared L2).
84 lines
3.8 KiB
Python
84 lines
3.8 KiB
Python
# Copyright (c) 2012-2013, 2015 ARM Limited
|
|
# All rights reserved.
|
|
#
|
|
# The license below extends only to copyright in the software and shall
|
|
# not be construed as granting a license to any other intellectual
|
|
# property including but not limited to intellectual property relating
|
|
# to a hardware implementation of the functionality of the software
|
|
# licensed hereunder. You may use the software subject to the license
|
|
# terms below provided that you ensure that this notice is replicated
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
# modified or unmodified, in source code or in binary form.
|
|
#
|
|
# Copyright (c) 2005-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Nathan Binkert
|
|
|
|
from m5.params import *
|
|
from m5.proxy import *
|
|
from MemObject import MemObject
|
|
from Prefetcher import BasePrefetcher
|
|
from Tags import *
|
|
|
|
class BaseCache(MemObject):
|
|
type = 'BaseCache'
|
|
cxx_header = "mem/cache/base.hh"
|
|
|
|
size = Param.MemorySize("Capacity")
|
|
assoc = Param.Unsigned("Associativity")
|
|
|
|
hit_latency = Param.Cycles("Hit latency")
|
|
response_latency = Param.Cycles("Latency for the return path on a miss");
|
|
|
|
max_miss_count = Param.Counter(0,
|
|
"Number of misses to handle before calling exit")
|
|
|
|
mshrs = Param.Unsigned("Number of MSHRs (max outstanding requests)")
|
|
demand_mshr_reserve = Param.Unsigned(1, "MSHRs reserved for demand access")
|
|
tgts_per_mshr = Param.Unsigned("Max number of accesses per MSHR")
|
|
write_buffers = Param.Unsigned(8, "Number of write buffers")
|
|
|
|
forward_snoops = Param.Bool(True,
|
|
"Forward snoops from mem side to cpu side")
|
|
is_read_only = Param.Bool(False, "Is this cache read only (e.g. inst)")
|
|
|
|
prefetcher = Param.BasePrefetcher(NULL,"Prefetcher attached to cache")
|
|
prefetch_on_access = Param.Bool(False,
|
|
"Notify the hardware prefetcher on every access (not just misses)")
|
|
|
|
tags = Param.BaseTags(LRU(), "Tag store (replacement policy)")
|
|
sequential_access = Param.Bool(False,
|
|
"Whether to access tags and data sequentially")
|
|
|
|
cpu_side = SlavePort("Upstream port closer to the CPU and/or device")
|
|
mem_side = MasterPort("Downstream port closer to memory")
|
|
|
|
addr_ranges = VectorParam.AddrRange([AllMemory],
|
|
"Address range for the CPU-side port (to allow striping)")
|
|
|
|
system = Param.System(Parent.any, "System we belong to")
|