452217817f
This patch moves the clock of the CPU, bus, and numerous devices to the new class ClockedObject, that sits in between the SimObject and MemObject in the class hierarchy. Although there are currently a fair amount of MemObjects that do not make use of the clock, they potentially should do so, e.g. the caches should at some point have the same clock as the CPU, potentially with a 1:n ratio. This patch does not introduce any new clock objects or object hierarchies (clusters, clock domains etc), but is still a step in the direction of having a more structured approach clock domains. The most contentious part of this patch is the serialisation of clocks that some of the modules (but not all) did previously. This serialisation should not be needed as the clock is set through the parameters even when restoring from the checkpoint. In other words, the state is "stored" in the Python code that creates the modules. The nextCycle methods are also simplified and the clock phase parameter of the CPU is removed (this could be part of a clock object once they are introduced).
216 lines
7.8 KiB
Python
216 lines
7.8 KiB
Python
# Copyright (c) 2005-2007 The Regents of The University of Michigan
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Authors: Nathan Binkert
|
|
|
|
from m5.SimObject import SimObject
|
|
from m5.params import *
|
|
from m5.proxy import *
|
|
from Pci import PciDevice
|
|
|
|
class EtherObject(SimObject):
|
|
type = 'EtherObject'
|
|
abstract = True
|
|
|
|
class EtherLink(EtherObject):
|
|
type = 'EtherLink'
|
|
int0 = SlavePort("interface 0")
|
|
int1 = SlavePort("interface 1")
|
|
delay = Param.Latency('0us', "packet transmit delay")
|
|
delay_var = Param.Latency('0ns', "packet transmit delay variability")
|
|
speed = Param.NetworkBandwidth('1Gbps', "link speed")
|
|
dump = Param.EtherDump(NULL, "dump object")
|
|
|
|
class EtherBus(EtherObject):
|
|
type = 'EtherBus'
|
|
loopback = Param.Bool(True, "send packet back to the sending interface")
|
|
dump = Param.EtherDump(NULL, "dump object")
|
|
speed = Param.NetworkBandwidth('100Mbps', "bus speed in bits per second")
|
|
|
|
class EtherTap(EtherObject):
|
|
type = 'EtherTap'
|
|
bufsz = Param.Int(10000, "tap buffer size")
|
|
dump = Param.EtherDump(NULL, "dump object")
|
|
port = Param.UInt16(3500, "tap port")
|
|
|
|
class EtherDump(SimObject):
|
|
type = 'EtherDump'
|
|
file = Param.String("dump file")
|
|
maxlen = Param.Int(96, "max portion of packet data to dump")
|
|
|
|
class EtherDevice(PciDevice):
|
|
type = 'EtherDevice'
|
|
abstract = True
|
|
interface = MasterPort("Ethernet Interface")
|
|
|
|
class IGbE(EtherDevice):
|
|
# Base class for two IGbE adapters listed above
|
|
type = 'IGbE'
|
|
hardware_address = Param.EthernetAddr(NextEthernetAddr,
|
|
"Ethernet Hardware Address")
|
|
use_flow_control = Param.Bool(False,
|
|
"Should we use xon/xoff flow contorl (UNIMPLEMENTD)")
|
|
rx_fifo_size = Param.MemorySize('384kB', "Size of the rx FIFO")
|
|
tx_fifo_size = Param.MemorySize('384kB', "Size of the tx FIFO")
|
|
rx_desc_cache_size = Param.Int(64,
|
|
"Number of enteries in the rx descriptor cache")
|
|
tx_desc_cache_size = Param.Int(64,
|
|
"Number of enteries in the rx descriptor cache")
|
|
# Override the default clock
|
|
clock = '500MHz'
|
|
VendorID = 0x8086
|
|
SubsystemID = 0x1008
|
|
SubsystemVendorID = 0x8086
|
|
Status = 0x0000
|
|
SubClassCode = 0x00
|
|
ClassCode = 0x02
|
|
ProgIF = 0x00
|
|
BAR0 = 0x00000000
|
|
BAR1 = 0x00000000
|
|
BAR2 = 0x00000000
|
|
BAR3 = 0x00000000
|
|
BAR4 = 0x00000000
|
|
BAR5 = 0x00000000
|
|
MaximumLatency = 0x00
|
|
MinimumGrant = 0xff
|
|
InterruptLine = 0x1e
|
|
InterruptPin = 0x01
|
|
BAR0Size = '128kB'
|
|
wb_delay = Param.Latency('10ns', "delay before desc writeback occurs")
|
|
fetch_delay = Param.Latency('10ns', "delay before desc fetch occurs")
|
|
fetch_comp_delay = Param.Latency('10ns', "delay after desc fetch occurs")
|
|
wb_comp_delay = Param.Latency('10ns', "delay after desc wb occurs")
|
|
tx_read_delay = Param.Latency('0ns', "delay after tx dma read")
|
|
rx_write_delay = Param.Latency('0ns', "delay after rx dma read")
|
|
phy_pid = Param.UInt16("Phy PID that corresponds to device ID")
|
|
phy_epid = Param.UInt16("Phy EPID that corresponds to device ID")
|
|
|
|
class IGbE_e1000(IGbE):
|
|
# Older Intel 8254x based gigabit ethernet adapter
|
|
# Uses Intel e1000 driver
|
|
DeviceID = 0x1075
|
|
phy_pid = 0x02A8
|
|
phy_epid = 0x0380
|
|
|
|
class IGbE_igb(IGbE):
|
|
# Newer Intel 8257x based gigabit ethernet adapter
|
|
# Uses Intel igb driver and in theory supports packet splitting and LRO
|
|
DeviceID = 0x10C9
|
|
phy_pid = 0x0141
|
|
phy_epid = 0x0CC0
|
|
|
|
class EtherDevBase(EtherDevice):
|
|
type = 'EtherDevBase'
|
|
abstract = True
|
|
hardware_address = Param.EthernetAddr(NextEthernetAddr,
|
|
"Ethernet Hardware Address")
|
|
|
|
# Override the default clock
|
|
clock = '0ns'
|
|
|
|
dma_read_delay = Param.Latency('0us', "fixed delay for dma reads")
|
|
dma_read_factor = Param.Latency('0us', "multiplier for dma reads")
|
|
dma_write_delay = Param.Latency('0us', "fixed delay for dma writes")
|
|
dma_write_factor = Param.Latency('0us', "multiplier for dma writes")
|
|
|
|
rx_delay = Param.Latency('1us', "Receive Delay")
|
|
tx_delay = Param.Latency('1us', "Transmit Delay")
|
|
rx_fifo_size = Param.MemorySize('512kB', "max size of rx fifo")
|
|
tx_fifo_size = Param.MemorySize('512kB', "max size of tx fifo")
|
|
|
|
rx_filter = Param.Bool(True, "Enable Receive Filter")
|
|
intr_delay = Param.Latency('10us', "Interrupt propagation delay")
|
|
rx_thread = Param.Bool(False, "dedicated kernel thread for transmit")
|
|
tx_thread = Param.Bool(False, "dedicated kernel threads for receive")
|
|
rss = Param.Bool(False, "Receive Side Scaling")
|
|
|
|
class NSGigE(EtherDevBase):
|
|
type = 'NSGigE'
|
|
|
|
dma_data_free = Param.Bool(False, "DMA of Data is free")
|
|
dma_desc_free = Param.Bool(False, "DMA of Descriptors is free")
|
|
dma_no_allocate = Param.Bool(True, "Should we allocate cache on read")
|
|
|
|
VendorID = 0x100B
|
|
DeviceID = 0x0022
|
|
Status = 0x0290
|
|
SubClassCode = 0x00
|
|
ClassCode = 0x02
|
|
ProgIF = 0x00
|
|
BAR0 = 0x00000001
|
|
BAR1 = 0x00000000
|
|
BAR2 = 0x00000000
|
|
BAR3 = 0x00000000
|
|
BAR4 = 0x00000000
|
|
BAR5 = 0x00000000
|
|
MaximumLatency = 0x34
|
|
MinimumGrant = 0xb0
|
|
InterruptLine = 0x1e
|
|
InterruptPin = 0x01
|
|
BAR0Size = '256B'
|
|
BAR1Size = '4kB'
|
|
|
|
|
|
|
|
class Sinic(EtherDevBase):
|
|
type = 'Sinic'
|
|
cxx_class = 'Sinic::Device'
|
|
|
|
rx_max_copy = Param.MemorySize('1514B', "rx max copy")
|
|
tx_max_copy = Param.MemorySize('16kB', "tx max copy")
|
|
rx_max_intr = Param.UInt32(10, "max rx packets per interrupt")
|
|
rx_fifo_threshold = Param.MemorySize('384kB', "rx fifo high threshold")
|
|
rx_fifo_low_mark = Param.MemorySize('128kB', "rx fifo low threshold")
|
|
tx_fifo_high_mark = Param.MemorySize('384kB', "tx fifo high threshold")
|
|
tx_fifo_threshold = Param.MemorySize('128kB', "tx fifo low threshold")
|
|
virtual_count = Param.UInt32(1, "Virtualized SINIC")
|
|
zero_copy_size = Param.UInt32(64, "Bytes to copy if below threshold")
|
|
zero_copy_threshold = Param.UInt32(256,
|
|
"Only zero copy above this threshold")
|
|
zero_copy = Param.Bool(False, "Zero copy receive")
|
|
delay_copy = Param.Bool(False, "Delayed copy transmit")
|
|
virtual_addr = Param.Bool(False, "Virtual addressing")
|
|
|
|
VendorID = 0x1291
|
|
DeviceID = 0x1293
|
|
Status = 0x0290
|
|
SubClassCode = 0x00
|
|
ClassCode = 0x02
|
|
ProgIF = 0x00
|
|
BAR0 = 0x00000000
|
|
BAR1 = 0x00000000
|
|
BAR2 = 0x00000000
|
|
BAR3 = 0x00000000
|
|
BAR4 = 0x00000000
|
|
BAR5 = 0x00000000
|
|
MaximumLatency = 0x34
|
|
MinimumGrant = 0xb0
|
|
InterruptLine = 0x1e
|
|
InterruptPin = 0x01
|
|
BAR0Size = '64kB'
|
|
|
|
|