Gabe Black 6dddca9511 Add an integer microcode register. ...

--HG--
extra : convert_revision : f23dbfdfe44e8e6cdd6948000669ad4f743b9fb4

2006-10-29 01:58:37 -05:00

..

alpha

Merge zizzer.eecs.umich.edu:/bk/newmem

2006-10-23 09:44:58 -04:00

mips

Merge zizzer.eecs.umich.edu:/bk/newmem

2006-10-20 16:39:47 -04:00

sparc

Add an integer microcode register.

2006-10-29 01:58:37 -05:00

isa_parser.py

Change the default function from setMiscRegWithEffect to setMiscReg

2006-10-26 20:22:23 -04:00

isa_specific.hh

Updated Authors from bk prs info

2006-05-31 19:26:56 -04:00

SConscript

Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)

2006-10-08 10:53:24 -07:00