derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
6ab4eddb9f5fbd30db0dccbef4a60c46b7053de3
gem5/src/sim
History
Steve Reinhardt 6ab4eddb9f syscall_emul: add retry flag to SyscallReturn 
This hook allows blocking emulated system calls to indicate
that they would block, but return control to the simulator
so that the simulation does not hang.  The actual retry
functionality requires additional support, to be provided
in a future changeset.
2014-09-02 16:07:50 -05:00
..
probe
sim: Add typedefs for PMU probe points
2014-10-16 05:49:38 -04:00
arguments.cc
GetArgument: Rework getArgument so that X86_FS compiles again.
2010-10-15 23:57:06 -07:00
arguments.hh
dev: Use shared_ptr for Arguments::Data
2014-10-16 05:49:45 -04:00
async.cc
base: Fix race in PollQueue and remove SIGALRM workaround
2013-11-29 14:36:10 +01:00
async.hh
base: Fix race in PollQueue and remove SIGALRM workaround
2013-11-29 14:36:10 +01:00
BaseTLB.py
sim: Include object header files in SWIG interfaces
2012-11-02 11:32:01 -05:00
byteswap.hh
gcc: Clean-up of non-C++0x compliant code, first steps
2012-03-19 06:36:09 -04:00
clock_domain.cc
energy: Small extentions and fixes for DVFS handler
2014-06-16 14:59:44 +01:00
clock_domain.hh
energy: Small extentions and fixes for DVFS handler
2014-06-16 14:59:44 +01:00
ClockDomain.py
power: Add basic DVFS support for gem5
2014-06-30 13:56:06 -04:00
clocked_object.hh
sim: More rigorous clocking comments
2014-06-09 22:01:16 -05:00
ClockedObject.py
sim: Add the notion of clock domains to all ClockedObjects
2013-06-27 05:49:49 -04:00
core.cc
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
core.hh
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
cxx_config_ini.cc
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
cxx_config_ini.hh
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
cxx_config.cc
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
cxx_config.hh
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
cxx_manager.cc
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
cxx_manager.hh
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
debug.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
debug.hh
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
drain.cc
sim: Move the draining interface into a separate base class
2012-11-02 11:32:01 -05:00
drain.hh
scons: Add warning for missing declarations
2013-02-19 05:56:07 -05:00
dvfs_handler.cc
energy: Small extentions and fixes for DVFS handler
2014-06-16 14:59:44 +01:00
dvfs_handler.hh
energy: Tighter checking of levels for DFS systems
2014-08-12 19:00:44 +01:00
DVFSHandler.py
power: Add basic DVFS support for gem5
2014-06-30 13:56:06 -04:00
emul_driver.hh
syscall_emul: add EmulatedDriver object
2014-10-22 15:53:34 -07:00
eventq_impl.hh
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
eventq.cc
misc: Fix a bunch of minor issues identified by static analysis
2014-09-27 09:08:29 -04:00
eventq.hh
sim: EventQueue wakeup on events scheduled outside the event loop
2014-10-16 05:49:53 -04:00
faults.cc
arch: Use const StaticInstPtr references where possible
2014-09-27 09:08:36 -04:00
faults.hh
arch: Use shared_ptr for all Faults
2014-10-16 05:49:51 -04:00
full_system.hh
clang: Fix recently introduced clang compilation errors
2012-03-19 06:35:04 -04:00
global_event.cc
sim: Fix resource leak in BaseGlobalEvent
2014-09-09 04:36:32 -04:00
global_event.hh
sim: Fix resource leak in BaseGlobalEvent
2014-09-09 04:36:32 -04:00
init_signals.cc
sim: EventQueue wakeup on events scheduled outside the event loop
2014-10-16 05:49:53 -04:00
init_signals.hh
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
init.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
init.hh
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
insttracer.hh
cpu: Allow setWhen on trace objects
2014-05-09 18:58:47 -04:00
InstTracer.py
sim: Include object header files in SWIG interfaces
2012-11-02 11:32:01 -05:00
main.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
microcode_rom.hh
CPU: Create a microcode ROM object in the CPU which is defined by the ISA.
2008-10-12 15:59:21 -07:00
process_impl.hh
MEM: Make port proxies use references rather than pointers
2012-02-24 11:45:30 -05:00
process.cc
syscall_emul: minor style fix to LiveProcess constructor
2014-10-22 15:53:34 -07:00
process.hh
syscall_emul: add EmulatedDriver object
2014-10-22 15:53:34 -07:00
Process.py
syscall_emul: add EmulatedDriver object
2014-10-22 15:53:34 -07:00
pseudo_inst.cc
sim: added option to serialize SimLoopExitEvent
2013-10-31 13:41:13 -05:00
pseudo_inst.hh
sim: Add a helper function to execute pseudo instructions
2013-04-22 13:20:32 -04:00
py_interact.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
py_interact.hh
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
root.cc
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
root.hh
sim: Provide a framework for detecting out of data checkpoints and migrating them.
2012-06-05 01:23:10 -04:00
Root.py
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
SConscript
config: Add the ability to read a config file using C++ and Python
2014-10-16 05:49:37 -04:00
serialize.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
serialize.hh
sim: Add support for serializing BitUnionXX
2014-10-16 05:49:37 -04:00
sim_events.cc
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
sim_events.hh
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
sim_exit.hh
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
sim_object.cc
misc: Fix issues identified by static analysis
2014-10-01 08:05:54 -04:00
sim_object.hh
misc: Fix issues identified by static analysis
2014-10-01 08:05:54 -04:00
simulate.cc
sim: Add the ability to lock and migrate between event queues
2014-04-03 11:22:49 +02:00
simulate.hh
sim: simulate with multiple threads and event queues
2013-11-25 11:21:00 -06:00
stat_control.cc
style: Fix line continuation, especially in debug messages
2014-09-12 10:22:47 -04:00
stat_control.hh
scons: Add warning for missing declarations
2013-02-19 05:56:07 -05:00
stat_register.cc
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
stat_register.hh
config: Add a --without-python option to build process
2014-10-16 05:49:32 -04:00
stats.hh
stats: make simTicks and simFreq accessible from stats.hh
2010-04-18 13:23:25 -07:00
sub_system.cc
config: Add SubSystem container for simobjects
2014-08-10 05:39:16 -04:00
sub_system.hh
config: Add SubSystem container for simobjects
2014-08-10 05:39:16 -04:00
SubSystem.py
config: Add SubSystem container for simobjects
2014-08-10 05:39:16 -04:00
syscall_emul_buf.hh
syscall_emul: devirtualize BaseBufferArg methods
2014-10-22 15:53:34 -07:00
syscall_emul.cc
syscall_emul: add retry flag to SyscallReturn
2014-09-02 16:07:50 -05:00
syscall_emul.hh
syscall_emul: Put BufferArg classes in a separate header.
2014-10-22 15:53:34 -07:00
syscallreturn.hh
syscall_emul: add retry flag to SyscallReturn
2014-09-02 16:07:50 -05:00
system.cc
x86: Fixes to avoid LTO warnings
2014-10-20 18:03:56 -04:00
system.hh
x86: Fixes to avoid LTO warnings
2014-10-20 18:03:56 -04:00
System.py
sim: remove kernel mapping check for baremetal workloads
2014-08-13 06:57:35 -04:00
ticked_object.cc
sim: Fix checkpoint restore for Ticked
2014-09-03 07:42:25 -04:00
ticked_object.hh
cpu: Probe points for basic PMU stats
2014-10-16 05:49:41 -04:00
TickedObject.py
cpu: `Minor' in-order CPU model
2014-07-23 16:09:04 -05:00
tlb.cc
arch: Create a method to finalize physical addresses
2013-06-03 13:55:41 +02:00
tlb.hh
arch: Use shared_ptr for all Faults
2014-10-16 05:49:51 -04:00
voltage_domain.cc
energy: Small extentions and fixes for DVFS handler
2014-06-16 14:59:44 +01:00
voltage_domain.hh
energy: Tighter checking of levels for DFS systems
2014-08-12 19:00:44 +01:00
VoltageDomain.py
power: Add basic DVFS support for gem5
2014-06-30 13:56:06 -04:00
vptr.hh
MEM: Make port proxies use references rather than pointers
2012-02-24 11:45:30 -05:00