787204c92d
The command executed was `black src configs tests util`. Change-Id: I8dfaa6ab04658fea37618127d6ac19270028d771 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/47024 Maintainer: Bobby Bruce <bbruce@ucdavis.edu> Reviewed-by: Jason Lowe-Power <power.jg@gmail.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
104 lines
3.9 KiB
Python
104 lines
3.9 KiB
Python
# Copyright (c) 2012 ARM Limited
|
|
# All rights reserved.
|
|
#
|
|
# The license below extends only to copyright in the software and shall
|
|
# not be construed as granting a license to any other intellectual
|
|
# property including but not limited to intellectual property relating
|
|
# to a hardware implementation of the functionality of the software
|
|
# licensed hereunder. You may use the software subject to the license
|
|
# terms below provided that you ensure that this notice is replicated
|
|
# unmodified and in its entirety in all distributions of the software,
|
|
# modified or unmodified, in source code or in binary form.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are
|
|
# met: redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer;
|
|
# redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution;
|
|
# neither the name of the copyright holders nor the names of its
|
|
# contributors may be used to endorse or promote products derived from
|
|
# this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
import m5
|
|
from m5.objects import *
|
|
|
|
import argparse
|
|
|
|
parser = argparse.ArgumentParser(description="Simple memory tester")
|
|
parser.add_argument("--bandwidth", default=None)
|
|
parser.add_argument("--latency", default=None)
|
|
parser.add_argument("--latency_var", default=None)
|
|
|
|
args = parser.parse_args()
|
|
|
|
# even if this is only a traffic generator, call it cpu to make sure
|
|
# the scripts are happy
|
|
try:
|
|
cpu = TrafficGen(
|
|
config_file=os.path.join(
|
|
os.path.dirname(os.path.abspath(__file__)), "tgen-simple-mem.cfg"
|
|
)
|
|
)
|
|
except NameError:
|
|
m5.fatal("protobuf required for simple memory test")
|
|
|
|
|
|
class MyMem(SimpleMemory):
|
|
if args.bandwidth:
|
|
bandwidth = args.bandwidth
|
|
if args.latency:
|
|
latency = args.latency
|
|
if args.latency_var:
|
|
latency_var = args.latency_var
|
|
|
|
|
|
# system simulated
|
|
system = System(
|
|
cpu=cpu,
|
|
physmem=MyMem(),
|
|
membus=IOXBar(width=16),
|
|
clk_domain=SrcClockDomain(clock="1GHz", voltage_domain=VoltageDomain()),
|
|
)
|
|
|
|
# add a communication monitor, and also trace all the packets and
|
|
# calculate and verify stack distance
|
|
system.monitor = CommMonitor()
|
|
system.monitor.trace = MemTraceProbe(trace_file="monitor.ptrc.gz")
|
|
system.monitor.stackdist = StackDistProbe(verify=True)
|
|
|
|
# connect the traffic generator to the bus via a communication monitor
|
|
system.cpu.port = system.monitor.cpu_side_port
|
|
system.monitor.mem_side_port = system.membus.cpu_side_ports
|
|
|
|
# connect the system port even if it is not used in this example
|
|
system.system_port = system.membus.cpu_side_ports
|
|
|
|
# connect memory to the membus
|
|
system.physmem.port = system.membus.mem_side_ports
|
|
|
|
# -----------------------
|
|
# run simulation
|
|
# -----------------------
|
|
|
|
root = Root(full_system=False, system=system)
|
|
root.system.mem_mode = "timing"
|
|
|
|
m5.instantiate()
|
|
exit_event = m5.simulate(100000000000)
|
|
if exit_event.getCause() != "simulate() limit reached":
|
|
exit(1)
|