Files
gem5/util
Karthik Sangaiah 6fa936b021 dev, arm: Add gem5 extensions to support more than 8 cores
Previous ARM-based simulations were limited to 8 cores due to
limitations in GICv2 and earlier. This changeset adds a set of
gem5-specific extensions that enable support for up to 256 cores.

When the gem5 extensions are enabled, the GIC uses CPU IDs instead of
a CPU bitmask in the GIC's register interface. To OS can enable the
extensions by setting bit 0x200 in ICDICTR.

This changeset is based on previous work by Matt Evans.
2015-09-18 16:49:28 +01:00
..
2011-04-15 10:44:06 -07:00
2014-07-23 16:09:04 -05:00
2009-07-02 16:48:21 -07:00
2011-04-15 10:44:06 -07:00
2015-12-04 17:25:45 -06:00
2015-09-30 15:21:55 -05:00
2006-12-17 18:58:50 -08:00
2006-11-29 13:17:41 -08:00
2014-07-23 16:09:04 -05:00
2015-02-11 10:23:34 -05:00