4078b32ba1
Change-Id: Ice9fb867b47e56bc00b171399a82b2892b16c9e4 Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/23451 Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu> Maintainer: Gabe Black <gabeblack@google.com> Tested-by: kokoro <noreply+kokoro@google.com>
92 lines
3.1 KiB
C++
92 lines
3.1 KiB
C++
/*
|
|
* Copyright (c) 2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __MIPS_PROCESS_HH__
|
|
#define __MIPS_PROCESS_HH__
|
|
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include "mem/page_table.hh"
|
|
#include "sim/process.hh"
|
|
#include "sim/syscall_abi.hh"
|
|
|
|
class ObjectFile;
|
|
|
|
class MipsProcess : public Process
|
|
{
|
|
protected:
|
|
MipsProcess(ProcessParams * params, ObjectFile *objFile);
|
|
|
|
void initState();
|
|
|
|
template<class IntType>
|
|
void argsInit(int pageSize);
|
|
|
|
public:
|
|
RegVal getSyscallArg(ThreadContext *tc, int &i);
|
|
/// Explicitly import the otherwise hidden getSyscallArg
|
|
using Process::getSyscallArg;
|
|
void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value);
|
|
|
|
struct SyscallABI : public GenericSyscallABI64
|
|
{
|
|
static const std::vector<int> ArgumentRegs;
|
|
};
|
|
};
|
|
|
|
namespace GuestABI
|
|
{
|
|
|
|
template <>
|
|
struct Result<MipsProcess::SyscallABI, SyscallReturn>
|
|
{
|
|
static void
|
|
store(ThreadContext *tc, const SyscallReturn &ret)
|
|
{
|
|
if (ret.suppressed() || ret.needsRetry())
|
|
return;
|
|
|
|
if (ret.successful()) {
|
|
// no error
|
|
tc->setIntReg(MipsISA::SyscallSuccessReg, 0);
|
|
tc->setIntReg(MipsISA::ReturnValueReg, ret.returnValue());
|
|
} else {
|
|
// got an error, return details
|
|
tc->setIntReg(MipsISA::SyscallSuccessReg, (uint32_t)(-1));
|
|
tc->setIntReg(MipsISA::ReturnValueReg, ret.errnoValue());
|
|
}
|
|
if (ret.count() > 1)
|
|
tc->setIntReg(MipsISA::SyscallPseudoReturnReg, ret.value2());
|
|
}
|
|
};
|
|
|
|
} // namespace GuestABI
|
|
|
|
#endif // __MIPS_PROCESS_HH__
|