Files
gem5/dev
Nathan Binkert 3a0102536b Get rid of the code that delays PIO write accesses
until the cache access occurs.  The fundamental problem
is that a subsequent read that occurs functionally will
get a functionally incorrect result that can break
driver code.

dev/ns_gige.cc:
dev/ns_gige.hh:
dev/sinic.cc:
dev/sinic.hh:
    get rid of pio_delay write and the associated code to move
    the write to the cache access function
dev/sinicreg.hh:
    no more write delays
python/m5/objects/Ethernet.py:
    get rid of pio_delay write

--HG--
extra : convert_revision : 1dcb51b8f4514e717bc334a782dfdf06d29ae69d
2006-02-20 23:41:50 -05:00
..
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-09-17 10:47:16 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-09-12 03:01:43 -04:00
2005-06-30 00:42:27 -04:00
2005-06-04 23:56:53 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-11-25 13:33:36 -05:00
2005-08-15 16:59:58 -04:00
2005-08-15 16:59:58 -04:00
2005-06-05 05:16:00 -04:00
2005-11-28 18:40:58 -05:00
2005-08-15 16:59:58 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00
2005-06-05 05:16:00 -04:00