Change-Id: I85839880db588b3b92064b8fcbf053c1811a1fdc Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/52080 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Maintainer: Gabe Black <gabe.black@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com>
118 lines
3.9 KiB
C++
118 lines
3.9 KiB
C++
/*
|
|
* Copyright (c) 2012 Google
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __ARCH_SPARC_DECODER_HH__
|
|
#define __ARCH_SPARC_DECODER_HH__
|
|
|
|
#include "arch/generic/decode_cache.hh"
|
|
#include "arch/generic/decoder.hh"
|
|
#include "arch/sparc/types.hh"
|
|
#include "cpu/static_inst.hh"
|
|
#include "debug/Decode.hh"
|
|
#include "params/SparcDecoder.hh"
|
|
|
|
namespace gem5
|
|
{
|
|
|
|
namespace SparcISA
|
|
{
|
|
|
|
class ISA;
|
|
class Decoder : public InstDecoder
|
|
{
|
|
protected:
|
|
// The extended machine instruction being generated
|
|
ExtMachInst emi;
|
|
uint32_t machInst;
|
|
RegVal asi;
|
|
|
|
public:
|
|
Decoder(const SparcDecoderParams &p) : InstDecoder(p, &machInst), asi(0)
|
|
{}
|
|
|
|
// Use this to give data to the predecoder. This should be used
|
|
// when there is control flow.
|
|
void
|
|
moreBytes(const PCStateBase &pc, Addr fetchPC) override
|
|
{
|
|
emi = betoh(machInst);
|
|
// The I bit, bit 13, is used to figure out where the ASI
|
|
// should come from. Use that in the ExtMachInst. This is
|
|
// slightly redundant, but it removes the need to put a condition
|
|
// into all the execute functions
|
|
if (emi & (1 << 13)) {
|
|
emi |= (static_cast<ExtMachInst>(
|
|
asi << (sizeof(machInst) * 8)));
|
|
} else {
|
|
emi |= (static_cast<ExtMachInst>(bits(emi, 12, 5))
|
|
<< (sizeof(machInst) * 8));
|
|
}
|
|
instDone = true;
|
|
}
|
|
|
|
void
|
|
setContext(RegVal _asi)
|
|
{
|
|
asi = _asi;
|
|
}
|
|
|
|
protected:
|
|
/// A cache of decoded instruction objects.
|
|
static GenericISA::BasicDecodeCache<Decoder, ExtMachInst> defaultCache;
|
|
friend class GenericISA::BasicDecodeCache<Decoder, ExtMachInst>;
|
|
|
|
StaticInstPtr decodeInst(ExtMachInst mach_inst);
|
|
|
|
/// Decode a machine instruction.
|
|
/// @param mach_inst The binary instruction to decode.
|
|
/// @retval A pointer to the corresponding StaticInst object.
|
|
StaticInstPtr
|
|
decode(ExtMachInst mach_inst, Addr addr)
|
|
{
|
|
StaticInstPtr si = defaultCache.decode(this, mach_inst, addr);
|
|
DPRINTF(Decode, "Decode: Decoded %s instruction: %#x\n",
|
|
si->getName(), mach_inst);
|
|
return si;
|
|
}
|
|
|
|
public:
|
|
StaticInstPtr
|
|
decode(PCStateBase &next_pc) override
|
|
{
|
|
if (!instDone)
|
|
return NULL;
|
|
instDone = false;
|
|
return decode(emi, next_pc.instAddr());
|
|
}
|
|
};
|
|
|
|
} // namespace SparcISA
|
|
} // namespace gem5
|
|
|
|
#endif // __ARCH_SPARC_DECODER_HH__
|