This adds multi-mode support for remote debugging via GDB with the addition of the XML target description files for both 32-bit and 64-bit variants of the Power architecture. Proper byte order conversions have also been added. MSR has now been modeled to some extent but it is still not exposed by getRegs() since its a privileged register that cannot be modified from userspace. Similarly, the target descriptions require FPSCR to also be part of the payload and hence, it has been added too. Change-Id: I156fdccb791f161959dbb2c3dd8ab1e510d9cd4b Signed-off-by: Sandipan Das <sandipan@linux.ibm.com> Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/40946 Reviewed-by: Boris Shingarov <shingarov@labware.com> Maintainer: Boris Shingarov <shingarov@labware.com> Tested-by: kokoro <noreply+kokoro@google.com>
17 lines
575 B
XML
17 lines
575 B
XML
<?xml version="1.0"?>
|
|
<!-- Copyright (C) 2007-2020 Free Software Foundation, Inc.
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
are permitted in any medium without royalty provided the copyright
|
|
notice and this notice are preserved. -->
|
|
|
|
<!-- PowerPC UISA - a PPC processor as viewed by user-level code. A UISA-only
|
|
view of the PowerPC. -->
|
|
|
|
<!DOCTYPE target SYSTEM "gdb-target.dtd">
|
|
<target>
|
|
<architecture>powerpc:common64</architecture>
|
|
<xi:include href="power64-core.xml"/>
|
|
<xi:include href="power-fpu.xml"/>
|
|
</target>
|