derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0ee18f5b660ff45a9a13da4c7aaec4d9cd0a975b
gem5/src/dev
History
Andreas Sandberg 0ee18f5b66 dev, arm: Initialized the iccrpr register in the GIC 
The IICRPR register in the GIC is currently not being initialized when
the GIC is instantiated. Initialize to the value mandated by the
architecture specification.
2015-11-11 10:18:38 +00:00
..
alpha
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
arm
dev, arm: Initialized the iccrpr register in the GIC
2015-11-11 10:18:38 +00:00
mips
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
sparc
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
virtio
dev: Add basic checkpoint support to VirtIO9PProxy device
2015-11-05 09:40:12 +00:00
x86
x86: Add missing explicit overrides for X86 devices
2015-10-23 09:51:12 -04:00
baddev.cc
…
baddev.hh
…
BadDevice.py
…
copy_engine_defs.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
copy_engine.cc
dev: Don't access the platform directly in PCI devices
2015-11-09 13:44:04 +00:00
copy_engine.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
CopyEngine.py
…
Device.py
…
disk_image.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
disk_image.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
DiskImage.py
…
dma_device.cc
dev: Add a simple DMA engine that can be used by devices
2015-08-07 09:59:23 +01:00
dma_device.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
etherbus.cc
…
etherbus.hh
…
etherdevice.cc
…
etherdevice.hh
…
etherdump.cc
…
etherdump.hh
…
etherint.cc
…
etherint.hh
…
etherlink.cc
dev: Remove auto-serialization dependency in EtherLink
2015-09-01 15:28:44 +01:00
etherlink.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
Ethernet.py
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
etherobject.hh
…
etherpkt.cc
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
etherpkt.hh
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
ethertap.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
ethertap.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
i2cbus.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
i2cbus.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
i2cdev.hh
dev: Add support for i2c devices
2015-04-23 13:37:48 -04:00
i8254xGBe_defs.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
i8254xGBe.cc
sim: Refactor and simplify the drain API
2015-07-07 09:51:05 +01:00
i8254xGBe.hh
dev: Don't access the platform directly in PCI devices
2015-11-09 13:44:04 +00:00
I2C.py
dev: Add support for i2c devices
2015-04-23 13:37:48 -04:00
ide_atareg.h
…
ide_ctrl.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
ide_ctrl.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
ide_disk.cc
dev: IDE Disk: Handle bad IDE image size
2015-09-15 08:14:07 -05:00
ide_disk.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
ide_wdcreg.h
…
Ide.py
…
intel_8254_timer.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
intel_8254_timer.hh
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
io_device.cc
mem: Use the packet delays and do not just zero them out
2015-11-06 03:26:36 -05:00
io_device.hh
sim: Decouple draining from the SimObject hierarchy
2015-07-07 09:51:05 +01:00
isa_fake.cc
…
isa_fake.hh
…
mc146818.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
mc146818.hh
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
multi_etherlink.cc
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
multi_etherlink.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
multi_iface.cc
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
multi_iface.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
multi_packet.cc
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
multi_packet.hh
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
ns_gige_reg.h
…
ns_gige.cc
dev: Remove unused header includes
2015-11-09 13:44:15 +00:00
ns_gige.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
Pci.py
…
pciconfigall.cc
…
pciconfigall.hh
…
pcidev.cc
dev: Remove unused header includes
2015-11-09 13:44:15 +00:00
pcidev.hh
dev: Don't access the platform directly in PCI devices
2015-11-09 13:44:04 +00:00
pcireg.h
…
pixelpump.cc
dev: Implement a simple display timing generator
2015-08-07 09:59:26 +01:00
pixelpump.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
pktfifo.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
pktfifo.hh
dev: Make serialization in Sinic constant
2015-08-07 09:59:14 +01:00
platform.cc
…
platform.hh
dev: Remove unused system pointer in the Platform base class
2015-02-11 10:23:22 -05:00
Platform.py
…
ps2.cc
…
ps2.hh
…
rtcreg.h
…
SConscript
dev: Implement a simple display timing generator
2015-08-07 09:59:26 +01:00
simple_disk.cc
…
simple_disk.hh
…
SimpleDisk.py
…
sinic.cc
dev: Don't access the platform directly in PCI devices
2015-11-09 13:44:04 +00:00
sinic.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
sinicreg.hh
…
tcp_iface.cc
dev: add support for multi gem5 runs
2015-07-15 19:53:50 -05:00
tcp_iface.hh
misc: Remove redundant compiler-specific defines
2015-10-12 04:07:59 -04:00
terminal.cc
base: Rewrite the CircleBuf to fix bugs and add serialization
2015-08-07 09:59:19 +01:00
terminal.hh
base: Rewrite the CircleBuf to fix bugs and add serialization
2015-08-07 09:59:19 +01:00
Terminal.py
…
uart8250.cc
sim: Refactor the serialization base class
2015-07-07 09:51:03 +01:00
uart8250.hh
misc: Add explicit overrides and fix other clang >= 3.5 issues
2015-10-12 04:08:01 -04:00
uart.cc
…
uart.hh
…
Uart.py
…