This header is no longer used. Remove the places where it's included, and stop generating it. Also eliminate the now empty SPARC and Power versions of the header. Change-Id: I6ee66d39bc0218d1d9b9b7db3b350134ef03251d Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/39337 Maintainer: Gabe Black <gabe.black@gmail.com> Tested-by: kokoro <noreply+kokoro@google.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com>
97 lines
3.5 KiB
C++
97 lines
3.5 KiB
C++
/*
|
|
* Copyright (c) 2011, 2016 ARM Limited
|
|
* All rights reserved
|
|
*
|
|
* The license below extends only to copyright in the software and shall
|
|
* not be construed as granting a license to any other intellectual
|
|
* property including but not limited to intellectual property relating
|
|
* to a hardware implementation of the functionality of the software
|
|
* licensed hereunder. You may use the software subject to the license
|
|
* terms below provided that you ensure that this notice is replicated
|
|
* unmodified and in its entirety in all distributions of the software,
|
|
* modified or unmodified, in source code or in binary form.
|
|
*
|
|
* Copyright (c) 2004-2006 The Regents of The University of Michigan
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are
|
|
* met: redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer;
|
|
* redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution;
|
|
* neither the name of the copyright holders nor the names of its
|
|
* contributors may be used to endorse or promote products derived from
|
|
* this software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "kern/linux/events.hh"
|
|
|
|
#include <sstream>
|
|
|
|
#include "base/output.hh"
|
|
#include "base/trace.hh"
|
|
#include "cpu/base.hh"
|
|
#include "cpu/thread_context.hh"
|
|
#include "kern/linux/helpers.hh"
|
|
#include "kern/system_events.hh"
|
|
#include "sim/core.hh"
|
|
#include "sim/system.hh"
|
|
|
|
namespace Linux
|
|
{
|
|
|
|
void
|
|
DmesgDump::process(ThreadContext *tc)
|
|
{
|
|
inform("Dumping kernel dmesg buffer to %s...\n", fname);
|
|
OutputStream *os = simout.create(fname);
|
|
dumpDmesg(tc, *os->stream());
|
|
simout.close(os);
|
|
|
|
warn(descr());
|
|
}
|
|
|
|
void
|
|
KernelPanic::process(ThreadContext *tc)
|
|
{
|
|
inform("Dumping kernel dmesg buffer to %s...\n", fname);
|
|
OutputStream *os = simout.create(fname);
|
|
dumpDmesg(tc, *os->stream());
|
|
simout.close(os);
|
|
|
|
panic(descr());
|
|
}
|
|
|
|
void
|
|
onUDelay(ThreadContext *tc, uint64_t div, uint64_t mul, uint64_t time)
|
|
{
|
|
// convert parameter to ns
|
|
if (div)
|
|
time /= div;
|
|
|
|
time *= mul;
|
|
|
|
// Currently, only ARM full-system simulation uses UDelayEvents to skip
|
|
// __delay and __loop_delay functions. One form involves setting quiesce
|
|
// time to 0 with the assumption that quiesce will not happen. To avoid
|
|
// the quiesce handling in this case, only execute the quiesce if time > 0.
|
|
if (time > 0)
|
|
tc->quiesceTick(curTick() + SimClock::Int::ns * time);
|
|
}
|
|
|
|
} // namespace linux
|