Logo
Explore Help
Sign In
derek/gem5
1
0
Fork 0
You've already forked gem5
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
008bca4cad23a2f9179c360df89ebabf8ca9d5b4
gem5/arch
History
Gabe Black 22ee0e5734 Pushed the InternalProcReg type into the MiscRegFile, so it's not needed here any more.
--HG--
extra : convert_revision : 443ae3fe4d7ac99ef5cbd1366266604bb13761c3
2006-03-10 17:57:44 -05:00
..
alpha
Pushed the InternalProcReg type into the MiscRegFile, so it's not needed here any more.
2006-03-10 17:57:44 -05:00
mips
last changes before big merge
2006-03-09 03:27:51 -05:00
sparc
fix merging issues
2006-03-09 16:17:10 -05:00
isa_parser.py
Changes to support automatic renaming of the shadow registers at decode time. This requires using an ExtMachInst (uint64_t) instead of the normal MachInst; the ExtMachInst is packed with extra decode context information. In the case of Alpha, the PAL mode is included.
2006-03-03 15:28:25 -05:00
isa_specific.hh
Auto-generate arch/foo.hh "switch headers" in scons.
2006-02-22 22:22:06 -05:00
SConscript
Pushed ev5.hh out of the non-alpha code.
2006-03-07 14:08:01 -05:00
Powered by Gitea Version: 1.25.4 Page: 156ms Template: 12ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API