SST SimpleMem will be deprecated in SST 14. PR 396 updated the bridge to use StandardMem, which is the new memory interface in SST. This change removes all references to SimpleMem. Change-Id: I6e4d645317d95ebb610e3dfc93a30d53b91b6b5d Signed-off-by: Kaustav Goswami <kggoswami@ucdavis.edu>
153 lines
6.1 KiB
C++
153 lines
6.1 KiB
C++
// Copyright (c) 2021-2023 The Regents of the University of California
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions are
|
|
// met: redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer;
|
|
// redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the distribution;
|
|
// neither the name of the copyright holders nor the names of its
|
|
// contributors may be used to endorse or promote products derived from
|
|
// this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
// Copyright (c) 2015 ARM Limited
|
|
// All rights reserved.
|
|
//
|
|
// The license below extends only to copyright in the software and shall
|
|
// not be construed as granting a license to any other intellectual
|
|
// property including but not limited to intellectual property relating
|
|
// to a hardware implementation of the functionality of the software
|
|
// licensed hereunder. You may use the software subject to the license
|
|
// terms below provided that you ensure that this notice is replicated
|
|
// unmodified and in its entirety in all distributions of the software,
|
|
// modified or unmodified, in source code or in binary form.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions are
|
|
// met: redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer;
|
|
// redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the distribution;
|
|
// neither the name of the copyright holders nor the names of its
|
|
// contributors may be used to endorse or promote products derived from
|
|
// this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
// Copyright 2009-2014 Sandia Coporation. Under the terms
|
|
// of Contract DE-AC04-94AL85000 with Sandia Corporation, the U.S.
|
|
// Government retains certain rights in this software.
|
|
//
|
|
// Copyright (c) 2009-2014, Sandia Corporation
|
|
// All rights reserved.
|
|
//
|
|
// For license information, see the LICENSE file in the current directory.
|
|
|
|
#ifndef __GEM5_COMPONENT_H__
|
|
#define __GEM5_COMPONENT_H__
|
|
|
|
#define TRACING_ON 0
|
|
|
|
#include <string>
|
|
#include <vector>
|
|
|
|
#include <sst/core/sst_config.h>
|
|
#include <sst/core/component.h>
|
|
|
|
#include <sst/core/interfaces/stringEvent.h>
|
|
|
|
#include <sim/simulate.hh>
|
|
|
|
#include <sst/core/eli/elementinfo.h>
|
|
#include <sst/core/link.h>
|
|
|
|
#include "sst_responder_subcomponent.hh"
|
|
|
|
class gem5Component: public SST::Component
|
|
{
|
|
public:
|
|
gem5Component(SST::ComponentId_t id, SST::Params& params);
|
|
~gem5Component();
|
|
|
|
void init(unsigned phase);
|
|
void setup();
|
|
void finish();
|
|
bool clockTick(SST::Cycle_t current_cycle);
|
|
|
|
|
|
// stuff needed for gem5 sim
|
|
public:
|
|
int execPythonCommands(const std::vector<std::string>& commands);
|
|
|
|
private:
|
|
SST::Output output;
|
|
uint64_t clocksProcessed;
|
|
SST::TimeConverter* timeConverter;
|
|
gem5::GlobalSimLoopExitEvent *simulateLimitEvent;
|
|
std::vector<char*> args;
|
|
|
|
// We need a list of incoming port names so that we don't need to recompile
|
|
// everytime when we add a new OutgoingBridge from python.
|
|
std::vector<SSTResponderSubComponent*> sstPorts;
|
|
std::vector<std::string> sstPortNames;
|
|
int sstPortCount;
|
|
|
|
void initPython(int argc, char **argv);
|
|
void splitCommandArgs(std::string &cmd, std::vector<char*> &args);
|
|
void splitPortNames(std::string port_names);
|
|
|
|
bool threadInitialized;
|
|
|
|
gem5::GlobalSimLoopExitEvent* simulateGem5(gem5::Tick n_cycles);
|
|
|
|
static gem5::Event* doSimLoop(gem5::EventQueue* eventq);
|
|
|
|
public: // register the component to SST
|
|
SST_ELI_REGISTER_COMPONENT(
|
|
gem5Component,
|
|
"gem5", // SST will look for libgem5.so
|
|
"gem5Component",
|
|
SST_ELI_ELEMENT_VERSION(1, 0, 0),
|
|
"Initialize gem5 and link SST's ports to gem5's ports",
|
|
COMPONENT_CATEGORY_UNCATEGORIZED
|
|
)
|
|
|
|
SST_ELI_DOCUMENT_PARAMS(
|
|
{"cmd", "command to run gem5's config"}
|
|
)
|
|
|
|
SST_ELI_DOCUMENT_SUBCOMPONENT_SLOTS(
|
|
// These are the generally expected ports.
|
|
{"system_port", "Connection to gem5 system_port", "gem5.gem5Bridge"},
|
|
{"cache_port", "Connection to gem5 CPU", "gem5.gem5Bridge"}
|
|
)
|
|
|
|
};
|
|
|
|
#endif // __GEM5_COMPONENT_H__
|