# Copyright (c) 2021 The Regents of the University of California # All Rights Reserved. # # Redistribution and use in source and binary forms, with or without # modification, are permitted provided that the following conditions are # met: redistributions of source code must retain the above copyright # notice, this list of conditions and the following disclaimer; # redistributions in binary form must reproduce the above copyright # notice, this list of conditions and the following disclaimer in the # documentation and/or other materials provided with the distribution; # neither the name of the copyright holders nor the names of its # contributors may be used to endorse or promote products derived from # this software without specific prior written permission. # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. from .....utils.override import overrides from .....processors.abstract_core import AbstractCore from .....isas import ISA from ..abstract_l1_cache import AbstractL1Cache from m5.objects import ( MessageBuffer, RubyCache, ClockDomain, ) class L1Cache(AbstractL1Cache): def __init__( self, size: str, assoc: int, network, core: AbstractCore, cache_line_size, target_isa: ISA, clk_domain: ClockDomain, ): super(L1Cache, self).__init__(network, cache_line_size) self.cacheMemory = RubyCache( size=size, assoc=assoc, start_index_bit=self.getBlockSizeBits() ) self.clk_domain = clk_domain self.send_evictions = self.sendEvicts(core=core, target_isa=target_isa) @overrides(AbstractL1Cache) def connectQueues(self, network): self.mandatoryQueue = MessageBuffer() self.requestFromCache = MessageBuffer(ordered=True) self.requestFromCache.out_port = network.in_port self.responseFromCache = MessageBuffer(ordered=True) self.responseFromCache.out_port = network.in_port self.forwardToCache = MessageBuffer(ordered=True) self.forwardToCache.in_port = network.out_port self.responseToCache = MessageBuffer(ordered=True) self.responseToCache.in_port = network.out_port