derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

configs: set default cache params

Browse Source 
It's confusing (especially to new users), when you are setting some standard
parameters (as defined in Options.py) and they aren't reflected in the simulations
so we might as well link the settings in CacheConfig.py to those in Options.py
This commit is contained in:
Korey Sewell
2011-02-23 01:01:46 -05:00
parent 78c37b8048
commit fb92578415
2 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
configs/common/CacheConfig.py
View File

@@ -35,7 +35,7 @@ from Caches import *
def config_cache(options, system):
if options.l2cache:
system.l2 = L2Cache(size='2MB')
system.l2 = L2Cache(size = options.l2_size, assoc = options.l2_assoc)
system.tol2bus = Bus()
system.l2.cpu_side = system.tol2bus.port
system.l2.mem_side = system.membus.port
@@ -43,14 +43,14 @@ def config_cache(options, system):
for i in xrange(options.num_cpus):
if options.caches:
icache = L1Cache(size = options.l1i_size, assoc = options.l1i_assoc)
dcache = L1Cache(size = options.l1d_size, assoc = options.l1d_assoc)
if buildEnv['TARGET_ISA'] == 'x86':
system.cpu[i].addPrivateSplitL1Caches(L1Cache(size = '32kB'),
L1Cache(size = '64kB'),
system.cpu[i].addPrivateSplitL1Caches(icache, dcache,
PageTableWalkerCache(),
PageTableWalkerCache())
else:
system.cpu[i].addPrivateSplitL1Caches(L1Cache(size = '32kB'),
L1Cache(size = '64kB'))
system.cpu[i].addPrivateSplitL1Caches(icache, dcache)
if options.l2cache:
system.cpu[i].connectAllPorts(system.tol2bus, system.membus)
else: