derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

first bit of life from the intel gigabit model

Browse Source 
--HG--
extra : convert_revision : d8944a53f6b585df21651c4e624518d5c49a7837
This commit is contained in:
Ali Saidi
2007-03-26 18:40:18 -04:00
parent 2c47413a7a
commit e8dc1723ee
4 changed files with 224 additions and 113 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/python/m5/objects/Ethernet.py
View File

@@ -67,7 +67,14 @@ if build_env['ALPHA_TLASER']:
class IGbE(PciDevice):
type = 'IGbE'
hardware_address = Param.EthernetAddr(NextEthernetAddr, "Ethernet Hardware Address")
hardware_address = Param.String("Ethernet Hardware Address")
use_flow_control = Param.Bool(False, "Should we use xon/xoff flow contorl (UNIMPLMENTD)")
rx_fifo_size = Param.MemorySize('384kB', "Size of the rx FIFO")
tx_fifo_size = Param.MemorySize('384kB', "Size of the tx FIFO")
rx_desc_cache_size = Param.Int(64, "Number of enteries in the rx descriptor cache")
tx_desc_cache_size = Param.Int(64, "Number of enteries in the rx descriptor cache")
clock = Param.Clock('500MHz', "Clock speed of the device")
class IGbEPciData(PciConfigData):
VendorID = 0x8086