BARs now of type MemorySize32
python/m5/config.py:
Add MemorySize32 (a 32-bit value specified in bytes)
--HG--
extra : convert_revision : bfeee501f7ff1aa2567a3682da129a5770cb7bd2
This commit is contained in:
@@ -22,12 +22,12 @@ class PciConfigData(SimObject):
|
||||
BAR3 = Param.UInt32(0x00, "Base Address Register 3")
|
||||
BAR4 = Param.UInt32(0x00, "Base Address Register 4")
|
||||
BAR5 = Param.UInt32(0x00, "Base Address Register 5")
|
||||
BAR0Size = Param.UInt32(0, "Base Address Register 0 Size")
|
||||
BAR1Size = Param.UInt32(0, "Base Address Register 1 Size")
|
||||
BAR2Size = Param.UInt32(0, "Base Address Register 2 Size")
|
||||
BAR3Size = Param.UInt32(0, "Base Address Register 3 Size")
|
||||
BAR4Size = Param.UInt32(0, "Base Address Register 4 Size")
|
||||
BAR5Size = Param.UInt32(0, "Base Address Register 5 Size")
|
||||
BAR0Size = Param.MemorySize32('0B', "Base Address Register 0 Size")
|
||||
BAR1Size = Param.MemorySize32('0B', "Base Address Register 1 Size")
|
||||
BAR2Size = Param.MemorySize32('0B', "Base Address Register 2 Size")
|
||||
BAR3Size = Param.MemorySize32('0B', "Base Address Register 3 Size")
|
||||
BAR4Size = Param.MemorySize32('0B', "Base Address Register 4 Size")
|
||||
BAR5Size = Param.MemorySize32('0B', "Base Address Register 5 Size")
|
||||
|
||||
CardbusCIS = Param.UInt32(0x00, "Cardbus Card Information Structure")
|
||||
SubsystemID = Param.UInt16(0x00, "Subsystem ID")
|
||||
|
||||
Reference in New Issue
Block a user