fixes for new memory system
SConscript:
comment out most devices
add vport.cc
arch/alpha/arguments.cc:
arch/alpha/arguments.hh:
push in alpha name space
fix for new memory system
arch/alpha/faults.cc:
arch/alpha/faults.hh:
Added an unimplemented fault that can be returned if a certain
function isn't implemented
arch/alpha/freebsd/system.cc:
arch/alpha/linux/system.cc:
arch/alpha/stacktrace.cc:
arch/alpha/system.cc:
arch/alpha/tlb.hh:
arch/alpha/tru64/system.cc:
fixed for new memory system
arch/alpha/tlb.cc:
fixed for new memory system
removed code that seems to have no purpose
arch/alpha/vtophys.cc:
arch/alpha/vtophys.hh:
fixed for new memory system
put in namespace AlphaISA
base/remote_gdb.cc:
fix for new memory system
cpu/cpu_exec_context.cc:
cpu/cpu_exec_context.hh:
cpu/exec_context.hh:
create two ports one of physical accesses and one for superpage accesses
Add functions getVirtPort() getPhysPort() delVirtPort(). To get statically
allocated physical or virtual ports or if an execcontext is passed in
get a dynamically allocated virtual port
dev/alpha_console.cc:
dev/alpha_console.hh:
Redo for new memory system
dev/io_device.cc:
dev/io_device.hh:
new I/O devices for new memory system
kern/linux/events.cc:
kern/linux/printk.cc:
kern/linux/printk.hh:
kern/tru64/dump_mbuf.hh:
kern/tru64/printf.cc:
kern/tru64/printf.hh:
Arguments now in namespaces
kern/tru64/tru64_events.cc:
mem/bus.cc:
fix for new memory syste
mem/physical.hh:
new addressranges function
getPort should be public
mem/port.hh:
Add write/read methods to functional port
update getDeviceAddrRanges to have a list of both snoops and response lists
sim/pseudo_inst.cc:
sim/system.cc:
sim/system.hh:
Update for new mem system
sim/vptr.hh:
comment out code and replace with panics
This will need to be fixed at some point, but it's not easy.
--HG--
extra : convert_revision : 41f41f422cfbab3751284d55cccb6ea64a7956e2
This commit is contained in:
@@ -57,8 +57,9 @@ CPUExecContext::CPUExecContext(BaseCPU *_cpu, int _thread_num, System *_sys,
|
||||
AlphaITB *_itb, AlphaDTB *_dtb)
|
||||
: _status(ExecContext::Unallocated), cpu(_cpu), thread_num(_thread_num),
|
||||
cpu_id(-1), lastActivate(0), lastSuspend(0), system(_sys), itb(_itb),
|
||||
dtb(_dtb), memctrl(_sys->memctrl), profile(NULL),
|
||||
quiesceEvent(this), func_exe_inst(0), storeCondFailures(0)
|
||||
dtb(_dtb), profile(NULL), quiesceEvent(this), func_exe_inst(0),
|
||||
storeCondFailures(0)
|
||||
|
||||
{
|
||||
proxy = new ProxyExecContext<CPUExecContext>(this);
|
||||
|
||||
@@ -77,6 +78,17 @@ CPUExecContext::CPUExecContext(BaseCPU *_cpu, int _thread_num, System *_sys,
|
||||
static ProfileNode dummyNode;
|
||||
profileNode = &dummyNode;
|
||||
profilePC = 3;
|
||||
|
||||
Port *mem_port;
|
||||
physPort = new FunctionalPort();
|
||||
mem_port = system->physmem->getPort("functional");
|
||||
mem_port->setPeer(physPort);
|
||||
physPort->setPeer(mem_port);
|
||||
|
||||
virtPort = new VirtualPort();
|
||||
mem_port = system->physmem->getPort("functional");
|
||||
mem_port->setPeer(virtPort);
|
||||
virtPort->setPeer(mem_port);
|
||||
}
|
||||
#else
|
||||
CPUExecContext::CPUExecContext(BaseCPU *_cpu, int _thread_num,
|
||||
@@ -278,3 +290,31 @@ CPUExecContext::copyArchRegs(ExecContext *xc)
|
||||
TheISA::copyRegs(xc, proxy);
|
||||
}
|
||||
|
||||
#if FULL_SYSTEM
|
||||
VirtualPort*
|
||||
CPUExecContext::getVirtPort(ExecContext *xc)
|
||||
{
|
||||
if (!xc)
|
||||
return virtPort;
|
||||
|
||||
VirtualPort *vp;
|
||||
Port *mem_port;
|
||||
|
||||
vp = new VirtualPort(xc);
|
||||
mem_port = system->physmem->getPort("functional");
|
||||
mem_port->setPeer(vp);
|
||||
vp->setPeer(mem_port);
|
||||
return vp;
|
||||
}
|
||||
|
||||
void
|
||||
CPUExecContext::delVirtPort(VirtualPort *vp)
|
||||
{
|
||||
assert(!vp->nullExecContext());
|
||||
delete vp->getPeer();
|
||||
delete vp;
|
||||
}
|
||||
|
||||
|
||||
#endif
|
||||
|
||||
|
||||
@@ -48,7 +48,9 @@ class BaseCPU;
|
||||
|
||||
class FunctionProfile;
|
||||
class ProfileNode;
|
||||
class MemoryController;
|
||||
class FunctionalPort;
|
||||
class PhysicalPort;
|
||||
|
||||
|
||||
#else // !FULL_SYSTEM
|
||||
|
||||
@@ -56,6 +58,7 @@ class MemoryController;
|
||||
#include "mem/page_table.hh"
|
||||
class TranslatingPort;
|
||||
|
||||
|
||||
#endif // FULL_SYSTEM
|
||||
|
||||
//
|
||||
@@ -126,11 +129,13 @@ class CPUExecContext
|
||||
AlphaITB *itb;
|
||||
AlphaDTB *dtb;
|
||||
|
||||
// the following two fields are redundant, since we can always
|
||||
// look them up through the system pointer, but we'll leave them
|
||||
// here for now for convenience
|
||||
MemoryController *memctrl;
|
||||
// PhysicalMemory *physmem;
|
||||
/** A functional port outgoing only for functional accesses to physical
|
||||
* addresses.*/
|
||||
FunctionalPort *physPort;
|
||||
|
||||
/** A functional port, outgoing only, for functional accesse to virtual
|
||||
* addresses. That doen't require execution context information */
|
||||
VirtualPort *virtPort;
|
||||
|
||||
FunctionProfile *profile;
|
||||
ProfileNode *profileNode;
|
||||
@@ -238,19 +243,28 @@ class CPUExecContext
|
||||
|
||||
Fault translateInstReq(CpuRequestPtr &req)
|
||||
{
|
||||
return itb->translate(req);
|
||||
return itb->translate(req, proxy);
|
||||
}
|
||||
|
||||
Fault translateDataReadReq(CpuRequestPtr &req)
|
||||
{
|
||||
return dtb->translate(req, false);
|
||||
return dtb->translate(req, proxy, false);
|
||||
}
|
||||
|
||||
Fault translateDataWriteReq(CpuRequestPtr &req)
|
||||
{
|
||||
return dtb->translate(req, true);
|
||||
return dtb->translate(req, proxy, true);
|
||||
}
|
||||
|
||||
FunctionalPort *getPhysPort() { return physPort; }
|
||||
|
||||
/** Return a virtual port. If no exec context is specified then a static
|
||||
* port is returned. Otherwise a port is created and returned. It must be
|
||||
* deleted by deleteVirtPort(). */
|
||||
VirtualPort *getVirtPort(ExecContext *xc);
|
||||
|
||||
void delVirtPort(VirtualPort *vp);
|
||||
|
||||
#else
|
||||
TranslatingPort *getMemPort() { return port; }
|
||||
|
||||
|
||||
@@ -43,6 +43,8 @@ class AlphaITB;
|
||||
class BaseCPU;
|
||||
class Event;
|
||||
class TranslatingPort;
|
||||
class FunctionalPort;
|
||||
class VirtualPort;
|
||||
class Process;
|
||||
class System;
|
||||
|
||||
@@ -93,6 +95,12 @@ class ExecContext
|
||||
virtual AlphaITB *getITBPtr() = 0;
|
||||
|
||||
virtual AlphaDTB * getDTBPtr() = 0;
|
||||
|
||||
virtual FunctionalPort *getPhysPort() = 0;
|
||||
|
||||
virtual VirtualPort *getVirtPort(ExecContext *xc = NULL) = 0;
|
||||
|
||||
virtual void delVirtPort(VirtualPort *vp) = 0;
|
||||
#else
|
||||
virtual TranslatingPort *getMemPort() = 0;
|
||||
|
||||
@@ -259,6 +267,12 @@ class ProxyExecContext : public ExecContext
|
||||
AlphaITB *getITBPtr() { return actualXC->getITBPtr(); }
|
||||
|
||||
AlphaDTB *getDTBPtr() { return actualXC->getDTBPtr(); }
|
||||
|
||||
FunctionalPort *getPhysPort() { return actualXC->getPhysPort(); }
|
||||
|
||||
VirtualPort *getVirtPort(ExecContext *xc = NULL) { return actualXC->getVirtPort(xc); }
|
||||
|
||||
void delVirtPort(VirtualPort *vp) { return actualXC->delVirtPort(vp); }
|
||||
#else
|
||||
TranslatingPort *getMemPort() { return actualXC->getMemPort(); }
|
||||
|
||||
|
||||
Reference in New Issue
Block a user