derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Support profiling.

Browse Source 
--HG--
extra : convert_revision : eab02dea68442bd3f8c5d1d16b7f93f43cbda2a5
This commit is contained in:
Kevin Lim
2006-08-24 17:43:08 -04:00
parent 74e8abd37e
commit ad2fa1e1c9
7 changed files with 100 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
python/m5/objects/AlphaFullCPU.py
View File

@@ -10,6 +10,8 @@ class DerivAlphaFullCPU(BaseCPU):
mem = Param.FunctionalMemory(NULL, "memory")
checker = Param.BaseCPU(NULL, "checker")
if build_env['FULL_SYSTEM']:
profile = Param.Latency('0ns', "trace the kernel stack")
cachePorts = Param.Unsigned("Cache Ports")

4
python/m5/objects/OzoneCPU.py
View File

@@ -10,9 +10,12 @@ class DerivOzoneCPU(BaseCPU):
mem = Param.FunctionalMemory(NULL, "memory")
checker = Param.BaseCPU("Checker CPU")
if build_env['FULL_SYSTEM']:
profile = Param.Latency('0ns', "trace the kernel stack")
width = Param.Unsigned("Width")
frontEndWidth = Param.Unsigned("Front end width")
frontEndLatency = Param.Unsigned("Front end latency")
backEndWidth = Param.Unsigned("Back end width")
backEndSquashLatency = Param.Unsigned("Back end squash latency")
backEndLatency = Param.Unsigned("Back end latency")
@@ -75,6 +78,7 @@ class DerivOzoneCPU(BaseCPU):
LQEntries = Param.Unsigned("Number of load queue entries")
SQEntries = Param.Unsigned("Number of store queue entries")
lsqLimits = Param.Bool(True, "LSQ size limits dispatch")
LFSTSize = Param.Unsigned("Last fetched store table size")
SSITSize = Param.Unsigned("Store set ID table size")