derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

revert 5af8f40d8f2c

Browse Source
This commit is contained in:
Nilay Vaish
2015-07-28 01:58:04 -05:00
parent 608641e23c
commit aafa5c3f86
55 changed files with 78 additions and 876 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
src/cpu/exec_context.hh
View File

@@ -76,7 +76,6 @@ class ExecContext {
typedef TheISA::MiscReg MiscReg;
typedef TheISA::CCReg CCReg;
typedef TheISA::VectorReg VectorReg;
public:
/**
@@ -127,22 +126,6 @@ class ExecContext {
virtual void setCCRegOperand(const StaticInst *si, int idx, CCReg val) = 0;
/** @} */
/**
* @{
* @name Vector Register Interfaces
*
*/
/** Reads a vector register. */
virtual const VectorReg &readVectorRegOperand (const StaticInst *si,
int idx) = 0;
/** Sets a vector register to a value. */
virtual void setVectorRegOperand(const StaticInst *si,
int idx, const VectorReg &val) = 0;
/** @} */
/**
* @{
* @name Misc Register Interfaces