ARM: Fix some subtle bugs in the GIC
The GIC code can write to the registers with 8, 16, or 32 byte accesses which could set/clear different numbers of interrupts.
This commit is contained in:
@@ -51,3 +51,4 @@ if env['FULL_SYSTEM'] and env['TARGET_ISA'] == 'arm':
|
||||
Source('realview.cc')
|
||||
|
||||
TraceFlag('AMBA')
|
||||
TraceFlag('GIC')
|
||||
|
||||
Reference in New Issue
Block a user