Turn the instruction tracing code into pluggable sim objects.
These need to be refined a little still and given parameters. --HG-- extra : convert_revision : 9a8f5a7bd9dacbebbbd2c235cd890c49a81040d7
This commit is contained in:
@@ -105,12 +105,15 @@ CheckerSupportedCPUList = ['O3CPU', 'OzoneCPU']
|
||||
|
||||
SimObject('BaseCPU.py')
|
||||
SimObject('FuncUnit.py')
|
||||
SimObject('ExeTracer.py')
|
||||
SimObject('IntelTrace.py')
|
||||
|
||||
Source('activity.cc')
|
||||
Source('base.cc')
|
||||
Source('cpuevent.cc')
|
||||
Source('exetrace.cc')
|
||||
Source('func_unit.cc')
|
||||
Source('inteltrace.cc')
|
||||
Source('pc_event.cc')
|
||||
Source('quiesce_event.cc')
|
||||
Source('static_inst.cc')
|
||||
@@ -123,6 +126,14 @@ if env['FULL_SYSTEM']:
|
||||
Source('intr_control.cc')
|
||||
Source('profile.cc')
|
||||
|
||||
if env['TARGET_ISA'] == 'sparc':
|
||||
SimObject('LegionTrace.py')
|
||||
Source('legiontrace.cc')
|
||||
|
||||
if env['TARGET_ISA'] == 'x86':
|
||||
SimObject('NativeTrace.py')
|
||||
Source('nativetrace.cc')
|
||||
|
||||
if env['USE_CHECKER']:
|
||||
Source('checker/cpu.cc')
|
||||
checker_supports = False
|
||||
|
||||
Reference in New Issue
Block a user