cpu,arm: Add a method to RegClass-es to print register values.
This further abstracts the properties of registers so they can be removed from the CPUs. Change-Id: I2aa1bffe8b095a0301579e60270965c611d6db4e Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/49694 Maintainer: Gabe Black <gabe.black@gmail.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Giacomo Travaglini <giacomo.travaglini@arm.com> Tested-by: kokoro <noreply+kokoro@google.com>
This commit is contained in:
@@ -80,7 +80,7 @@ class MiscRegClassOps : public RegClassOps
|
||||
}
|
||||
} miscRegClassOps;
|
||||
|
||||
VecElemRegClassOps vecRegElemClassOps(NumVecElemPerVecReg);
|
||||
VecElemRegClassOps<ArmISA::VecElem> vecRegElemClassOps(NumVecElemPerVecReg);
|
||||
|
||||
ISA::ISA(const Params &p) : BaseISA(p), system(NULL),
|
||||
_decoderFlavor(p.decoderFlavor), pmu(p.pmu), impdefAsNop(p.impdef_nop),
|
||||
|
||||
Reference in New Issue
Block a user