derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

X86: Configure the first PCI interrupt.

Browse Source
This commit is contained in:
Gabe Black
2009-02-01 00:26:10 -08:00
parent f1b43b39a7
commit 70cd5bfce5
3 changed files with 39 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/dev/x86/SouthBridge.py
View File

@@ -87,7 +87,8 @@ class SouthBridge(SimObject):
ide.BAR3LegacyIO = True
ide.BAR4 = 1
ide.Command = 1
ide.InterruptLine = 20
ide.InterruptLine = 14
ide.InterruptPin = 1
def attachIO(self, bus):
# Route interupt signals

6
src/dev/x86/pc.cc
View File

@@ -101,6 +101,12 @@ Pc::init()
entry.vector = 0x2C;
ioApic.writeReg(0x28, entry.bottomDW);
ioApic.writeReg(0x29, entry.topDW);
entry.vector = 0x2E;
ioApic.writeReg(0x2C, entry.bottomDW);
ioApic.writeReg(0x2D, entry.topDW);
entry.vector = 0x30;
ioApic.writeReg(0x30, entry.bottomDW);
ioApic.writeReg(0x31, entry.topDW);
}
Tick