derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

cpu: Add Units to cpu stats

Browse Source 
Change-Id: I387b2e9f6ecf62757242056f732bd443c457ebea
Signed-off-by: Hoa Nguyen <hoanguyen@ucdavis.edu>
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/39095
Tested-by: kokoro <noreply+kokoro@google.com>
Reviewed-by: Bobby R. Bruce <bbruce@ucdavis.edu>
Maintainer: Bobby R. Bruce <bbruce@ucdavis.edu>
This commit is contained in:
Hoa Nguyen
2021-01-14 04:10:48 -08:00
parent c5c0dd9a24
commit 65bbd5fa2a
25 changed files with 506 additions and 387 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
src/cpu/base.cc
View File

@@ -370,9 +370,10 @@ BaseCPU::probeInstCommit(const StaticInstPtr &inst, Addr pc)
BaseCPU::
BaseCPUStats::BaseCPUStats(Stats::Group *parent)
: Stats::Group(parent),
ADD_STAT(numCycles, "Number of cpu cycles simulated"),
ADD_STAT(numWorkItemsStarted, "Number of work items this cpu started"),
ADD_STAT(numWorkItemsCompleted,
ADD_STAT(numCycles, UNIT_CYCLE, "Number of cpu cycles simulated"),
ADD_STAT(numWorkItemsStarted, UNIT_COUNT,
"Number of work items this cpu started"),
ADD_STAT(numWorkItemsCompleted, UNIT_COUNT,
"Number of work items this cpu completed")
{
}
@@ -732,10 +733,15 @@ BaseCPU::waitForRemoteGDB() const
BaseCPU::GlobalStats::GlobalStats(::Stats::Group *parent)
: ::Stats::Group(parent),
ADD_STAT(simInsts, "Number of instructions simulated"),
ADD_STAT(simOps, "Number of ops (including micro ops) simulated"),
ADD_STAT(hostInstRate, "Simulator instruction rate (inst/s)"),
ADD_STAT(hostOpRate, "Simulator op (including micro ops) rate (op/s)")
ADD_STAT(simInsts, UNIT_COUNT, "Number of instructions simulated"),
ADD_STAT(simOps, UNIT_COUNT,
"Number of ops (including micro ops) simulated"),
ADD_STAT(hostInstRate,
UNIT_RATE(Stats::Units::Count, Stats::Units::Second),
"Simulator instruction rate (inst/s)"),
ADD_STAT(hostOpRate,
UNIT_RATE(Stats::Units::Count, Stats::Units::Second),
"Simulator op (including micro ops) rate (op/s)")
{
simInsts
.functor(BaseCPU::numSimulatedInsts)