rename namespace Statistics to Stats
--HG-- extra : convert_revision : 28f1703f8d7d8cf33fb952ae450f66bdba860fb7
This commit is contained in:
@@ -130,7 +130,7 @@ BaseCPU::BaseCPU(const string &_name, int _number_of_threads,
|
||||
void
|
||||
BaseCPU::regStats()
|
||||
{
|
||||
using namespace Statistics;
|
||||
using namespace Stats;
|
||||
|
||||
numCycles
|
||||
.name(name() + ".numCycles")
|
||||
|
||||
@@ -167,7 +167,7 @@ class BaseCPU : public SimObject
|
||||
|
||||
public:
|
||||
// Number of CPU cycles simulated
|
||||
Statistics::Scalar<> numCycles;
|
||||
Stats::Scalar<> numCycles;
|
||||
};
|
||||
|
||||
#endif // __BASE_CPU_HH__
|
||||
|
||||
@@ -128,7 +128,7 @@ ExecContext::serialize(ostream &os)
|
||||
SERIALIZE_SCALAR(ctx);
|
||||
}
|
||||
if (system->bin) {
|
||||
Statistics::MainBin *cur = Statistics::MainBin::curBin();
|
||||
Stats::MainBin *cur = Stats::MainBin::curBin();
|
||||
string bin_name = cur->name();
|
||||
SERIALIZE_SCALAR(bin_name);
|
||||
}
|
||||
|
||||
@@ -186,7 +186,7 @@ MemTest::completeRequest(MemReqPtr &req, uint8_t *data)
|
||||
void
|
||||
MemTest::regStats()
|
||||
{
|
||||
using namespace Statistics;
|
||||
using namespace Stats;
|
||||
|
||||
|
||||
numReadsStat
|
||||
|
||||
@@ -111,9 +111,9 @@ class MemTest : public BaseCPU
|
||||
Tick noResponseCycles;
|
||||
|
||||
uint64_t numReads;
|
||||
Statistics::Scalar<> numReadsStat;
|
||||
Statistics::Scalar<> numWritesStat;
|
||||
Statistics::Scalar<> numCopiesStat;
|
||||
Stats::Scalar<> numReadsStat;
|
||||
Stats::Scalar<> numWritesStat;
|
||||
Stats::Scalar<> numCopiesStat;
|
||||
|
||||
// called by MemCompleteEvent::process()
|
||||
void completeRequest(MemReqPtr &req, uint8_t *data);
|
||||
|
||||
@@ -254,7 +254,7 @@ SimpleCPU::haltContext(int thread_num)
|
||||
void
|
||||
SimpleCPU::regStats()
|
||||
{
|
||||
using namespace Statistics;
|
||||
using namespace Stats;
|
||||
|
||||
BaseCPU::regStats();
|
||||
|
||||
|
||||
@@ -209,7 +209,7 @@ class SimpleCPU : public BaseCPU
|
||||
// number of simulated instructions
|
||||
Counter numInst;
|
||||
Counter startNumInst;
|
||||
Statistics::Scalar<> numInsts;
|
||||
Stats::Scalar<> numInsts;
|
||||
|
||||
virtual Counter totalInstructions() const
|
||||
{
|
||||
@@ -217,22 +217,22 @@ class SimpleCPU : public BaseCPU
|
||||
}
|
||||
|
||||
// number of simulated memory references
|
||||
Statistics::Scalar<> numMemRefs;
|
||||
Stats::Scalar<> numMemRefs;
|
||||
|
||||
// number of simulated loads
|
||||
Counter numLoad;
|
||||
Counter startNumLoad;
|
||||
|
||||
// number of idle cycles
|
||||
Statistics::Average<> notIdleFraction;
|
||||
Statistics::Formula idleFraction;
|
||||
Stats::Average<> notIdleFraction;
|
||||
Stats::Formula idleFraction;
|
||||
|
||||
// number of cycles stalled for I-cache misses
|
||||
Statistics::Scalar<> icacheStallCycles;
|
||||
Stats::Scalar<> icacheStallCycles;
|
||||
Counter lastIcacheStall;
|
||||
|
||||
// number of cycles stalled for D-cache misses
|
||||
Statistics::Scalar<> dcacheStallCycles;
|
||||
Stats::Scalar<> dcacheStallCycles;
|
||||
Counter lastDcacheStall;
|
||||
|
||||
void processCacheCompletion();
|
||||
|
||||
Reference in New Issue
Block a user