Merge ktlim@zizzer:/bk/newmem
into zamp.eecs.umich.edu:/z/ktlim2/clean/newmem-merge --HG-- extra : convert_revision : 488b9a9965dd86ca73dc9e510e5b3122cbd357f9
This commit is contained in:
@@ -2,8 +2,8 @@ from m5 import build_env
|
||||
from m5.config import *
|
||||
from BaseCPU import BaseCPU
|
||||
|
||||
class DerivAlphaFullCPU(BaseCPU):
|
||||
type = 'DerivAlphaFullCPU'
|
||||
class DerivAlphaO3CPU(BaseCPU):
|
||||
type = 'DerivAlphaO3CPU'
|
||||
activity = Param.Unsigned("Initial count")
|
||||
numThreads = Param.Unsigned("number of HW thread contexts")
|
||||
|
||||
17
src/python/m5/objects/FuncUnit.py
Normal file
17
src/python/m5/objects/FuncUnit.py
Normal file
@@ -0,0 +1,17 @@
|
||||
from m5.config import *
|
||||
|
||||
class OpType(Enum):
|
||||
vals = ['(null)', 'IntAlu', 'IntMult', 'IntDiv', 'FloatAdd',
|
||||
'FloatCmp', 'FloatCvt', 'FloatMult', 'FloatDiv', 'FloatSqrt',
|
||||
'MemRead', 'MemWrite', 'IprAccess', 'InstPrefetch']
|
||||
|
||||
class OpDesc(SimObject):
|
||||
type = 'OpDesc'
|
||||
issueLat = Param.Int(1, "cycles until another can be issued")
|
||||
opClass = Param.OpType("type of operation")
|
||||
opLat = Param.Int(1, "cycles until result is available")
|
||||
|
||||
class FUDesc(SimObject):
|
||||
type = 'FUDesc'
|
||||
count = Param.Int("number of these FU's available")
|
||||
opList = VectorParam.OpDesc("operation classes for this FU type")
|
||||
Reference in New Issue
Block a user