SE/FS: Get rid of FULL_SYSTEM in the ARM ISA.
This commit is contained in:
@@ -56,11 +56,16 @@ if env['TARGET_ISA'] == 'arm':
|
||||
Source('insts/vfp.cc')
|
||||
Source('interrupts.cc')
|
||||
Source('isa.cc')
|
||||
Source('linux/linux.cc')
|
||||
Source('linux/process.cc')
|
||||
Source('linux/system.cc')
|
||||
Source('miscregs.cc')
|
||||
Source('nativetrace.cc')
|
||||
Source('predecoder.cc')
|
||||
Source('process.cc')
|
||||
Source('remote_gdb.cc')
|
||||
Source('stacktrace.cc')
|
||||
Source('system.cc')
|
||||
Source('table_walker.cc')
|
||||
Source('tlb.cc')
|
||||
Source('utility.cc')
|
||||
@@ -68,21 +73,13 @@ if env['TARGET_ISA'] == 'arm':
|
||||
|
||||
SimObject('ArmInterrupts.py')
|
||||
SimObject('ArmNativeTrace.py')
|
||||
SimObject('ArmSystem.py')
|
||||
SimObject('ArmTLB.py')
|
||||
|
||||
DebugFlag('Arm')
|
||||
DebugFlag('TLBVerbose')
|
||||
DebugFlag('Faults', "Trace Exceptions, interrupts, svc/swi")
|
||||
DebugFlag('Predecoder', "Instructions returned by the predecoder")
|
||||
if env['FULL_SYSTEM']:
|
||||
Source('system.cc')
|
||||
Source('linux/system.cc')
|
||||
|
||||
SimObject('ArmSystem.py')
|
||||
else:
|
||||
Source('process.cc')
|
||||
Source('linux/linux.cc')
|
||||
Source('linux/process.cc')
|
||||
|
||||
# Add in files generated by the ISA description.
|
||||
isa_desc_files = env.ISADesc('isa/main.isa')
|
||||
|
||||
Reference in New Issue
Block a user