derek/gem5
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

dev-amdgpu: Add PM4PP, VMID, Linux definitions

Browse Source 
The PM4 packet processor is handling all non-HSA GPU packets such
as packets for (un)mapping HSA queues. This commit pulls many
Linux structs and defines out into their own files for clarity.
Finally, it implements the VMID related functions in AMDGPU device.

Change-Id: I5f0057209305404df58aff2c4cd07762d1a31690
Reviewed-on: https://gem5-review.googlesource.com/c/public/gem5/+/53068
Reviewed-by: Matt Sinclair <mattdsinclair@gmail.com>
Maintainer: Matt Sinclair <mattdsinclair@gmail.com>
Tested-by: kokoro <noreply+kokoro@google.com>
This commit is contained in:
Matthew Poremba
2021-09-21 14:20:33 -05:00
parent e67e02d657
commit 1be246bbe3
16 changed files with 2523 additions and 98 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
src/dev/amdgpu/amdgpu_device.hh
View File

@@ -112,6 +112,8 @@ class AMDGPUDevice : public PciDevice
SDMAEngine *sdma0;
SDMAEngine *sdma1;
std::unordered_map<uint32_t, SDMAEngine *> sdmaEngs;
PM4PacketProcessor *pm4PktProc;
GPUCommandProcessor *cp;
/**
* Initial checkpoint support variables.
@@ -129,6 +131,16 @@ class AMDGPUDevice : public PciDevice
uint64_t mmhubBase = 0x0;
uint64_t mmhubTop = 0x0;
// VMIDs data structures
// map of pasids to vmids
std::unordered_map<uint16_t, uint16_t> idMap;
// map of doorbell offsets to vmids
std::unordered_map<Addr, uint16_t> doorbellVMIDMap;
// map of vmid to all queue ids using that vmid
std::unordered_map<uint16_t, std::set<int>> usedVMIDs;
// last vmid allocated by map_process PM4 packet
uint16_t _lastVMID;
public:
AMDGPUDevice(const AMDGPUDeviceParams &p);
@@ -155,9 +167,11 @@ class AMDGPUDevice : public PciDevice
* Get handles to GPU blocks.
*/
AMDGPUInterruptHandler* getIH() { return deviceIH; }
SDMAEngine* getSDMAById(int id);
SDMAEngine* getSDMAEngine(Addr offset);
AMDGPUVM &getVM() { return gpuvm; }
AMDGPUMemoryManager* getMemMgr() { return gpuMemMgr; }
GPUCommandProcessor* CP() { return cp; }
/**
* Set handles to GPU blocks.
@@ -165,10 +179,28 @@ class AMDGPUDevice : public PciDevice
void setDoorbellType(uint32_t offset, QueueType qt);
void setSDMAEngine(Addr offset, SDMAEngine *eng);
/**
* Register value getter/setter. Used by other GPU blocks to change
* values from incoming driver/user packets.
*/
uint32_t getRegVal(uint32_t addr);
void setRegVal(uint32_t addr, uint32_t value);
/**
* Methods related to translations and system/device memory.
*/
RequestorID vramRequestorId() { return gpuMemMgr->getRequestorID(); }
/* HW context stuff */
uint16_t lastVMID() { return _lastVMID; }
uint16_t allocateVMID(uint16_t pasid);
void deallocateVmid(uint16_t vmid);
void deallocatePasid(uint16_t pasid);
void deallocateAllQueues();
void mapDoorbellToVMID(Addr doorbell, uint16_t vmid);
uint16_t getVMID(Addr doorbell) { return doorbellVMIDMap[doorbell]; }
std::unordered_map<uint16_t, std::set<int>>& getUsedVMIDs();
void insertQId(uint16_t vmid, int id);
};
} // namespace gem5