MEM: Fix master/slave ports in Ruby and non-regression scripts
This patch brings the Ruby and other scripts up to date with the introduction of the master/slave ports.
This commit is contained in:
@@ -125,7 +125,7 @@ def create_system(options, system, piobus, dma_devices, ruby_system):
|
||||
l1_cntrl.sequencer = cpu_seq
|
||||
|
||||
if piobus != None:
|
||||
cpu_seq.pio_port = piobus.port
|
||||
cpu_seq.pio_port = piobus.slave
|
||||
|
||||
exec("system.l1_cntrl%d = l1_cntrl" % i)
|
||||
#
|
||||
@@ -201,9 +201,9 @@ def create_system(options, system, piobus, dma_devices, ruby_system):
|
||||
|
||||
exec("system.dma_cntrl%d = dma_cntrl" % i)
|
||||
if dma_device.type == 'MemTest':
|
||||
exec("system.dma_cntrl%d.dma_sequencer.port = dma_device.test" % i)
|
||||
exec("system.dma_cntrl%d.dma_sequencer.slave = dma_device.test" % i)
|
||||
else:
|
||||
exec("system.dma_cntrl%d.dma_sequencer.port = dma_device.dma" % i)
|
||||
exec("system.dma_cntrl%d.dma_sequencer.slave = dma_device.dma" % i)
|
||||
dma_cntrl_nodes.append(dma_cntrl)
|
||||
|
||||
cntrl_count += 1
|
||||
|
||||
Reference in New Issue
Block a user