76 lines
3.9 KiB
BibTeX
76 lines
3.9 KiB
BibTeX
@Article{Bruening2003,
|
|
author = {Bruening, D. and Garnett, T. and Amarasinghe, S.},
|
|
journal = {International Symposium on Code Generation and Optimization, 2003. CGO 2003.},
|
|
title = {An infrastructure for adaptive dynamic optimization},
|
|
year = {2003},
|
|
doi = {10.1109/CGO.2003.1191551},
|
|
}
|
|
|
|
@Article{Bruening2004,
|
|
author = {Bruening, D.},
|
|
journal = {Massachusetts Institute of Technology},
|
|
title = {Efficient, transparent, and comprehensive runtime code manipulation},
|
|
year = {2004},
|
|
}
|
|
|
|
@InProceedings{Abel19a,
|
|
author = {Abel, Andreas and Reineke, Jan},
|
|
booktitle = {ASPLOS},
|
|
title = {uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures},
|
|
year = {2019},
|
|
address = {New York, NY, USA},
|
|
pages = {673--686},
|
|
publisher = {ACM},
|
|
series = {ASPLOS '19},
|
|
acmid = {3304062},
|
|
doi = {10.1145/3297858.3304062},
|
|
isbn = {978-1-4503-6240-5},
|
|
location = {Providence, RI, USA},
|
|
numpages = {14},
|
|
url = {http://doi.acm.org/10.1145/3297858.3304062},
|
|
}
|
|
|
|
@Book{Jacob2008,
|
|
author = {B. Jacob and S. W. Ng and D. T. Wang},
|
|
publisher = {Morgan Kaufmann},
|
|
title = {Memory Systems: Cache, DRAM, Disk},
|
|
year = {2008},
|
|
}
|
|
|
|
@Article{Jahre2007,
|
|
author = {Jahre, M. and Natvig, L.},
|
|
title = {Performance Effects of a Cache Miss Handling Architecture in a Multi-core Processor},
|
|
year = {2007},
|
|
}
|
|
|
|
@InProceedings{Antonino2018,
|
|
author = {Antonino, Pablo Oliveira and Jung, Matthias and Morgenstern, Andreas and Fa{\ss}nacht, Florian and Bauer, Thomas and Bachorek, Adam and Kuhn, Thomas and Nakagawa, Elisa Yumi},
|
|
booktitle = {Software Architecture},
|
|
title = {Enabling Continuous Software Engineering for Embedded Systems Architectures with Virtual Prototypes},
|
|
year = {2018},
|
|
address = {Cham},
|
|
editor = {Cuesta, Carlos E. and Garlan, David and P{\'e}rez, Jennifer},
|
|
pages = {115--130},
|
|
publisher = {Springer International Publishing},
|
|
abstract = {Continuous software engineering aims at orchestrating engineering knowledge from various disciplines in order to deal with the rapid changes within the ecosystems of which software-based systems are part of. The literature claims that one means to ensure these prompt responses is to incorporate virtual prototypes of the system as early as possible in the development process, such that requirements and architecture decisions are verified early and continuously by means of simulations. Despite the maturity of practices for designing and assessing architectures, as well as for virtual prototyping, it is still not clear how to jointly consider the practices from these disciplines within development processes, in order to address the dynamics imposed by continuous software engineering. In this regard, we discuss in this paper how to orchestrate architecture drivers and design specification techniques with virtual prototypes, to address the demands of continuous software engineering in development processes. Our proposals are based on experiences from research and industry projects in various domains such as automotive, agriculture, construction, and medical devices.},
|
|
isbn = {978-3-030-00761-4},
|
|
}
|
|
|
|
@Article{IEEE2012,
|
|
journal = {IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005)},
|
|
title = {IEEE Standard for Standard SystemC Language Reference Manual},
|
|
year = {2012},
|
|
doi = {10.1109/IEEESTD.2012.6134619},
|
|
}
|
|
|
|
@InProceedings{Menard2017,
|
|
author = {Menard, Christian and Castrillon, Jeronimo and Jung, Matthias and Wehn, Norbert},
|
|
booktitle = {2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)},
|
|
title = {System simulation with gem5 and SystemC: The keystone for full interoperability},
|
|
year = {2017},
|
|
pages = {62-69},
|
|
doi = {10.1109/SAMOS.2017.8344612},
|
|
}
|
|
|
|
@Comment{jabref-meta: databaseType:bibtex;}
|