@Article{Bruening2003,
  author  = {Bruening, D. and Garnett, T. and Amarasinghe, S.},
  journal = {International Symposium on Code Generation and Optimization, 2003. CGO 2003.},
  title   = {An infrastructure for adaptive dynamic optimization},
  year    = {2003},
  doi     = {10.1109/CGO.2003.1191551},
}

@Article{Bruening2004,
  author  = {Bruening, D.},
  journal = {Massachusetts Institute of Technology},
  title   = {Efficient, transparent, and comprehensive runtime code manipulation},
  year    = {2004},
}

@InProceedings{Abel19a,
  author    = {Abel, Andreas and Reineke, Jan},
  booktitle = {ASPLOS},
  title     = {uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures},
  year      = {2019},
  address   = {New York, NY, USA},
  pages     = {673--686},
  publisher = {ACM},
  series    = {ASPLOS '19},
  acmid     = {3304062},
  doi       = {10.1145/3297858.3304062},
  isbn      = {978-1-4503-6240-5},
  location  = {Providence, RI, USA},
  numpages  = {14},
  url       = {http://doi.acm.org/10.1145/3297858.3304062},
}

@Book{Jacob2008,
  author    = {B. Jacob and S. W. Ng and D. T. Wang},
  publisher = {Morgan Kaufmann},
  title     = {Memory Systems: Cache, DRAM, Disk},
  year      = {2008},
}

@Article{Jahre2007,
  author = {Jahre, M. and Natvig, L.},
  title  = {Performance Effects of a Cache Miss Handling Architecture in a Multi-core Processor},
  year   = {2007},
}

@Comment{jabref-meta: databaseType:bibtex;}