derek/bachelor-thesis
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

DRAMSys

Browse Source
This commit is contained in:
Derek Christ
2022-05-26 16:10:32 +02:00
parent 361662f965
commit dc21e1191b
6 changed files with 91 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
inc/3.systemc.tex
View File

@@ -31,7 +31,7 @@ GPs are transferred as references, avoiding the need to copy them between the mo
\begin{figure}[!ht]
\begin{center}
\tikzfig{img/tlm}
\caption{Forward and backward path between TLM sockets\cite{Menard2017}. $\blacksquare$ denotes a initiator socket, $\square$ denotes a target socket.}
\caption{Forward and backward path between TLM sockets\cite{Menard2017}. $\blacksquare$ denotes an initiator socket, $\square$ denotes a target socket.}
\label{fig:tlm}
\end{center}
\end{figure}
@@ -68,4 +68,4 @@ SystemC also supports additional user-defined phases through its \texttt{DECLARE
In contrast to the TLM-LT protocol, TLM-AT makes it possible model pipelining of transactions; multiple transactions can be processed by a target at one time.
The responses also do not need to be in the same order as the initiator has sent them: they can be \textit{out out order}.
The TLM-AT protol is the used protocol to model the initiator and the cache model in section \ref{sec:implementation} of this thesis.
The TLM-AT protol is the used protocol to implement the processor model and the cache model in section \ref{sec:implementation} of this thesis.