derek/bachelor-thesis
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Last fixes

Browse Source
This commit is contained in:
Derek Christ
2022-08-15 08:18:13 +02:00
parent faf2842687
commit 9ec2f6f1eb
7 changed files with 30 additions and 30 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
inc/5.dramsys.tex
View File

@@ -10,7 +10,7 @@ The general architecture of DRAMSys is illustrated in Figure \ref{fig:dramsys}.
\begin{figure}[!ht]
\begin{center}
\includegraphics{img/dramsys.pdf}
\caption{Structure of DRAMSys \cite{Jung2017}.}
\caption[Structure of DRAMSys.]{Structure of DRAMSys \cite{Jung2017}.}
\label{fig:dramsys}
\end{center}
\end{figure}
@@ -22,7 +22,7 @@ To support a variety of DRAM standards in a robust and error-free manner, DRAMSy
Using this language, all timing dependencies between DRAM commands of a standard can be defined.
From this formal description, the source code of internal timing checkers is generated, which ensure compliance to the specific standard \cite{Jung2017a}.
Since a single memory access can result in the issuance of multiple commands (e.g. a precharge (\texttt{PRE}), an activate (\texttt{ACT}), a read (\texttt{RD}) or a write (\texttt{WR})), the four-phase handshake of the TLM-AT protocol is not sufficient to model the communication between the DRAM controller and the DRAM device.
Since a single memory access can result in the issuance of multiple commands (e.g., a precharge (\texttt{PRE}), an activate (\texttt{ACT}), a read (\texttt{RD}) or a write (\texttt{WR})), the four-phase handshake of the TLM-AT protocol is not sufficient to model the communication between the DRAM controller and the DRAM device.
Therefore, a custom TLM protocol called DRAM-AT is used as the communication protocol between the channel controller and the DRAM device \cite{Steiner2020}.
This custom protocol introduces a \texttt{BEGIN} and \texttt{END} phase for every available DRAM command.
Which commands can be issued depends on the DRAM standard used.
@@ -60,6 +60,8 @@ DRAMSys also provides the so-called \textit{Trace Analyzer}, a graphical tool th
An exemplary trace database, visualized in the Trace Analyzer, is shown in Figure \ref{fig:traceanalyzer}.
Furthermore, the Trace Analyzer is capable of calculating numerous metrics and creating plots of interesting characteristics.
In Section \ref{sec:implementation} of this thesis, a new simulation frontend for DRAMSys will be developed.
\begin{landscape}
\begin{figure}
\begin{center}
@@ -69,5 +71,3 @@ Furthermore, the Trace Analyzer is capable of calculating numerous metrics and c
\end{center}
\end{figure}
\end{landscape}
In Section \ref{sec:implementation} of this thesis, a new simulation frontend for DRAMSys will be developed.