Update the DRAMUtils version and fix all configs that now require DBI parameters for the memimpedance spec.
139 lines
3.6 KiB
JSON
139 lines
3.6 KiB
JSON
{
|
|
"memspec": {
|
|
"memarchitecturespec": {
|
|
"burstLength": 16,
|
|
"dataRate": 8,
|
|
"nbrOfBankGroups": 4,
|
|
"nbrOfBanks": 16,
|
|
"nbrOfColumns": 1024,
|
|
"nbrOfRows": 65536,
|
|
"nbrOfRanks": 1,
|
|
"nbrOfDevices": 1,
|
|
"nbrOfChannels": 1,
|
|
"width": 16,
|
|
"per2BankOffset": 8,
|
|
"WCKalwaysOn": false,
|
|
"maxBurstLength": 16
|
|
},
|
|
"mempowerspec": {
|
|
"vdd1": 0.0,
|
|
"idd01": 0.0,
|
|
"idd2n1": 0.0,
|
|
"idd3n1": 0.0,
|
|
"idd4r1": 0.0,
|
|
"idd4w1": 0.0,
|
|
"idd51": 0.0,
|
|
"idd5pb1": 0.0,
|
|
"idd61": 0.0,
|
|
"idd6ds1": 0.0,
|
|
"idd2p1": 0.0,
|
|
"idd3p1": 0.0,
|
|
"vdd2h": 0.0,
|
|
"idd02h": 0.0,
|
|
"idd2n2h": 0.0,
|
|
"idd3n2h": 0.0,
|
|
"idd4r2h": 0.0,
|
|
"idd4w2h": 0.0,
|
|
"idd52h": 0.0,
|
|
"idd5pb2h": 0.0,
|
|
"idd62h": 0.0,
|
|
"idd6ds2h": 0.0,
|
|
"idd2p2h": 0.0,
|
|
"idd3p2h": 0.0,
|
|
"vdd2l": 0.0,
|
|
"idd02l": 0.0,
|
|
"idd2n2l": 0.0,
|
|
"idd3n2l": 0.0,
|
|
"idd4r2l": 0.0,
|
|
"idd4w2l": 0.0,
|
|
"idd52l": 0.0,
|
|
"idd5pb2l": 0.0,
|
|
"idd62l": 0.0,
|
|
"idd6ds2l": 0.0,
|
|
"idd2p2l": 0.0,
|
|
"idd3p2l": 0.0,
|
|
"vddq": 0.0,
|
|
"iBeta_vdd1": 0.0,
|
|
"iBeta_vdd2h": 0.0,
|
|
"iBeta_vdd2l": 0.0
|
|
},
|
|
"bankwisespec": {
|
|
"factRho": 1
|
|
},
|
|
"memimpedancespec": {
|
|
"ck_termination": true,
|
|
"ck_R_eq": 1e6,
|
|
"ck_dyn_E": 1e-12,
|
|
|
|
"ca_termination": true,
|
|
"ca_R_eq": 1e6,
|
|
"ca_dyn_E": 1e-12,
|
|
|
|
"rdq_termination": true,
|
|
"rdq_R_eq": 1e6,
|
|
"rdq_dyn_E": 1e-12,
|
|
"wdq_termination": true,
|
|
"wdq_R_eq": 1e6,
|
|
"wdq_dyn_E": 1e-12,
|
|
|
|
"wck_termination": true,
|
|
"wck_R_eq": 1e6,
|
|
"wck_dyn_E": 1e-12,
|
|
"rdqs_termination": true,
|
|
"rdqs_R_eq": 1e6,
|
|
"rdqs_dyn_E": 1e-12,
|
|
|
|
"rdbi_termination": true,
|
|
"rdbi_R_eq": 1e6,
|
|
"rdbi_dyn_E": 1e-12,
|
|
"wdbi_termination": true,
|
|
"wdbi_R_eq": 1e6,
|
|
"wdbi_dyn_E": 1e-12
|
|
},
|
|
"memoryId": "JEDEC_1Gbx16_BG_LPDDR5-3733",
|
|
"memoryType": "LPDDR5",
|
|
"memtimingspec": {
|
|
"RCD_L": 9,
|
|
"RCD_S": 9,
|
|
"PPD": 2,
|
|
"RPab": 10,
|
|
"RPpb": 9,
|
|
"RAS": 20,
|
|
"RCab": 30,
|
|
"RCpb": 28,
|
|
"FAW": 10,
|
|
"RRD": 3,
|
|
"RL": 10,
|
|
"WCK2CK": 0,
|
|
"WCK2DQO": 1,
|
|
"RBTP": 2,
|
|
"RPRE": 0,
|
|
"RPST": 0,
|
|
"WL": 6,
|
|
"WCK2DQI": 0,
|
|
"WPRE": 0,
|
|
"WPST": 0,
|
|
"WR": 16,
|
|
"WTR_L": 6,
|
|
"WTR_S": 4,
|
|
"CCDMW": 16,
|
|
"REFI": 1816,
|
|
"REFIpb": 226,
|
|
"RFCab": 131,
|
|
"RFCpb": 66,
|
|
"RTRS": 1,
|
|
"BL_n_min_16": 2,
|
|
"BL_n_max_16": 4,
|
|
"BL_n_L_16": 4,
|
|
"BL_n_S_16": 2,
|
|
"BL_n_min_32": 6,
|
|
"BL_n_max_32": 8,
|
|
"BL_n_L_32": 8,
|
|
"BL_n_S_32": 2,
|
|
"pbR2act": 4,
|
|
"pbR2pbR": 42,
|
|
"tCK": 2141e-12
|
|
}
|
|
}
|
|
}
|